LTC1264 datasheet(6/30 Pages) LINER

6 / 30 page

LTC1068 Series

1068fc

ELECTRICAL CHARACTERISTICS LTC1068-25 (Internal Op Amps). The

denotes the specifications which

apply over the full operating temperature range, otherwise specifications are at VS = ±5V, TA = 25°V, unless otherwise noted.

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

Operating Supply Voltage Range

3.14

±5.5

Voltage Swings

VS = 3.14V, RL = 5k (Note 2)

VS = 4.75V, RL = 5k (Note 3)

VS = ±5V, RL = 5k

1.2

2.6

±3.4

1.6

3.4

±4.1

VP-P

Output Short-Circuit Current (Source/Sink)

VS = ±4.75V

VS = ±5V

17/6

20/15

DC Open-Loop Gain

RL = 5k

GBW Product

VS = ±5V

MHz

Slew Rate

VS = ±5V

V/µs

Analog Ground Voltage (Note 4)

VS = 5V, Voltage at AGND

2.5V ±2%

LTC1068-25 (Complete Filter) VS = ±5V, TA = 25°V, unless otherwise noted.

PARAMETER

CONDITIONS

MIN

TYP

MAX

UNITS

Clock-to-Center Frequency Ratio (Note 5)

VS = 4.75V, fCLK = 500kHz, Mode 1 (Note 3),

fO = 20kHz, Q = 5, VIN = 0.5VRMS,

R1 = R3 = 49.9k, R2 = 10k

25 ±0.3

25 ±0.8

25 ±0.9

VS = ±5V, fCLK = 1MHz, Mode 1,

fO = 40kHz, Q = 5, VIN = 1VRMS,

R1 = R3 = 49.9k, R2 = 10k

25 ±0.3

25 ±0.8

25 ±0.9

Clock-to-Center Frequency Ratio,

Side-to-Side Matching (Note 5)

VS = 4.75V, fCLK = 500kHz, Q = 5 (Note 3)

VS = ±5V, fCLK = 1MHz, Q = 5

±0.25

±0.9

Q Accuracy (Note 5)

VS = 4.75V, fCLK = 500kHz, Q = 5 (Note 3)

VS = ±5V, fCLK = 1MHz, Q = 5

±1

±3

fO Temperature Coefficient

±1

ppm/°C

Q Temperature Coefficient

±5

ppm/°C

DC Offset Voltage (Note 5)

(See Table 1)

VS = ±5V, fCLK = 1MHz, VOS1

(DC Offset of Input Inverter)

±15

VS = ±5V, fCLK = 1MHz, VOS2

(DC Offset of First Integrator)

–2

±25

VS = ±5V, fCLK = 1MHz, VOS3

(DC Offset of Second Integrator)

–5

±40

Clock Feedthrough

VS = ±5V, fCLK = 1MHz

0.25

mVRMS

Max Clock Frequency (Note 6)

VS = ±5V, Q ≤ 1.6, Mode 1

5.6

MHz

Power Supply Current

VS = 3.14V, fCLK = 1MHz (Note 2)

VS = 4.75V, fCLK = 1MHz (Note 3)

VS = ±5V, fCLK = 1MHz

3.5

6.5

9.5

Note 1: Stresses beyond those listed under Absolute Maximum Ratings

may cause permanent damage to the device. Exposure to any Absolute

Maximum Rating condition for extended periods may affect device

reliability and lifetime.

Note 2: Production testing for single 3.14V supply is achieved by using

the equivalent dual supplies of ±1.57V.

Note 3: Production testing for single 4.75V supply is achieved by

using the equivalent dual supplies of ±2.375V.

Note 4: Pin 7 (AGND) is the internal analog ground of the device. For

single supply applications this pin should be bypassed with a 1µF

capacitor. The biasing voltage of AGND is set with an internal resistive

divider from Pin 8 to Pin 23 (see Block Diagram).

Note 5: Side D is guaranteed by design.

Note 6: See Typical Performance Characteristics.

LTC1264 Datasheet(PDF) 6 Page - Linear Technology

LTC1264 Datasheet(HTML) 6 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL