Electronic Components Datasheet Search
  English  ▼

X  

MPC8323CVRAFDCA Datasheet(PDF) 7 Page - Freescale Semiconductor, Inc

Part # MPC8323CVRAFDCA
Description  PowerQUICC II Pro Integrated Communications Processor
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8323CVRAFDCA Datasheet(HTML) 7 Page - Freescale Semiconductor, Inc

Back Button MPC8323CVRAFDCA Datasheet HTML 3Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 4Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 5Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 6Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 7Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 8Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 9Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 10Page - Freescale Semiconductor, Inc MPC8323CVRAFDCA Datasheet HTML 11Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 82 page
background image
MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4
Freescale Semiconductor
7
Electrical Characteristics
2.1.2
Power Supply Voltage Specification
Table 2 provides the recommended operating conditions for the MPC8323E. Note that these values are the
recommended and tested operating conditions. Proper device operation outside of these conditions is not
guaranteed.
Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8323E
Figure 2. Overshoot/Undershoot Voltage for GVDD/OVDD
Table 2. Recommended Operating Conditions3
Characteristic
Symbol
Recommended
Value
Unit
Notes
Core supply voltage
VDD
1.0 V ± 50 mV
V
1
PLL supply voltage
AVDD
1.0 V ± 50 mV
V
1
DDR1 and DDR2 DRAM I/O voltage
GVDD
2.5 V ± 125 mV
1.8 V ± 90 mV
V1
PCI, local bus, DUART, system control and power management,
I2C, SPI, and JTAG I/O voltage
OVDD
3.3 V ± 300 mV
V
1
Junction temperature
TA/TJ
0 to 105
°C2
Note:
1. GVDD, OVDD, AVDD, and VDD must track each other and must vary in the same direction—either in the positive or negative
direction.
2. Minimum temperature is specified with TA; maximum temperature is specified with TJ.
3. All IO pins should be interfaced with peripherals operating at same voltage level.
4. This voltage is the input to the filter discussed in Section 24.2, “PLL Power Supply Filtering” and not necessarily the voltage
at the AVDD pin, which may be reduced due to voltage drop across the filter.
GND
GND – 0.3 V
GND – 0.7 V
Not to Exceed 10%
G/OVDD + 20%
G/OVDD
G/OVDD + 5%
of tinterface
1
1. tinterface refers to the clock period associated with the bus clock interface.
VIH
VIL
Note:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com