Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADE7933 Datasheet(PDF) 97 Page - Analog Devices

Part # ADE7933
Description  Isolated Energy Metering Chipset for Polyphase Shunt Meters
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE7933 Datasheet(HTML) 97 Page - Analog Devices

Back Button ADE7933 Datasheet HTML 93Page - Analog Devices ADE7933 Datasheet HTML 94Page - Analog Devices ADE7933 Datasheet HTML 95Page - Analog Devices ADE7933 Datasheet HTML 96Page - Analog Devices ADE7933 Datasheet HTML 97Page - Analog Devices ADE7933 Datasheet HTML 98Page - Analog Devices ADE7933 Datasheet HTML 99Page - Analog Devices ADE7933 Datasheet HTML 100Page - Analog Devices ADE7933 Datasheet HTML 101Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 120 page
background image
Data Sheet
ADE7978/ADE7933/ADE7932
Rev. 0 | Page 97 of 120
Table 58 describes the HCLK, HSIZE, HGAP, HXFER[1:0], and
HSAPOL bits in the HSDC_CFG register. Table 36 lists the time
it takes to execute an HSDC data transfer for all HSDC_CFG
register settings. For some settings, the transfer time is less than
125 μs (8 kHz), which is the update rate of the waveform sample
registers. When the transfer time is less than 125 μs, the HSDC
port transmits data every sampling cycle. When the transfer
time is greater than 125 μs, the HSDC port transmits data only
in the first of two consecutive 8 kHz sampling cycles; that is, the
port transmits registers at an effective rate of 4 kHz.
Table 36. Communication Times for Various HSDC Settings
HXFER[1:0]
HGAP
HSIZE1
HCLK
Communication Time (μs)
00
0
N/A
0
64
00
0
N/A
1
128
00
1
0
0
77.125
00
1
0
1
154.25
00
1
1
0
119.25
00
1
1
1
238.25
01
0
N/A
0
28
01
0
N/A
1
56
01
1
0
0
33.25
01
1
0
1
66.5
01
1
1
0
51.625
01
1
1
1
103.25
10
0
N/A
0
36
10
0
N/A
1
72
10
1
0
0
43
10
1
0
1
86
10
1
1
0
66.625
10
1
1
1
133.25
1 N/A means not applicable.
HSCLK
HSD
HSA
IAVW (32 BITS)
31
0
VAWV (32 BITS)
31
0
IBWV (32 BITS)
31
0
CFVAR (32 BITS)
31
0
Figure 124. HSDC Communication for HGAP = 0, HXFER[1:0] = 00, and HSAPOL = 0; HSIZE Is Irrelevant
HSCLK
HSD
HSA
IAVW (32 BITS)
31
0
VAWV (32 BITS)
31
0
IBWV (32 BITS)
31
0
CVAR (32 BITS)
31
0
7 HCLK
CYCLES
7 HCLK
CYCLES
Figure 125. HSDC Communication for HSIZE = 0, HGAP = 1, HXFER[1:0] = 00, and HSAPOL = 0
HSCLK
HSD
HSA
IAVW (BYTE 3)
31
24
IAVW (BYTE 2)
23
16
IAVW (BYTE 1)
15
8
CVAR (BYTE 0)
70
7 HCLK
CYCLES
7 HCLK
CYCLES
Figure 126. HSDC Communication for HSIZE = 1, HGAP = 1, HXFER[1:0] = 00, and HSAPOL = 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com