MP1499 – 16V/5A PEAK SYNCHRONOUS STEP-DOWN CONVERTER

MP1499 Rev. 1.0

www.MonolithicPower.com

15

7/26/2012

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2012 MPS. All Rights Reserved.

4) Route SW, BST away from sensitive analog

areas such as FB. It’s not recommended to

route SW, BST trace under chip’s bottom

side.

5) Place the T-type feedback resistor R8 close

to chip to ensure the trace which connects to

FB pin as short as possible.

Notes:

8) The recommended layout is based on the Figure 9 Typical

Application circuit on the next page.

Design Example

Below is a design example following the

application guidelines for the specifications:

Table 2—Design Example

12V

3.3V

Io

5A Peak

The detailed application schematic is shown in

Figure 9. The typical performance and circuit

waveforms have been shown in the Typical

Performance Characteristics section. For more

device applications, please refer to the related

Evaluation Board Datasheets.