| Electronic Components Datasheet Search |
|
AM79C873 Datasheet(PDF) 29 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C873 Datasheet(HTML) 29 Page - Advanced Micro Devices |
|
29 / 44 page ![]() Am79C873 29 PRELIMINARY AMD Specified Configuration and Status Register (DSCSR) - Register 17 Bit Bit Name Default Description 17.15 100FDX 1, RO 100 M Full Duplex Operation: After Auto-Negotiation is completed, the results will be written to this bit. A 1 in this bit position indicates 10 0M Full Duplex operation. The software can read bits [15:12] to determine which mode is selected after Auto- Negotiation. This bit is invalid when Auto-Negotiation is disabled. 17.14 100HDX 1, RO 100 M Half Duplex Operation: After Auto-Negotiation is completed, the results will be written to this bit. A 1 in this bit position indicates 100 M Half Duplex operation. The software can read bits [15:12] to determine which mode is selected after Auto- Negotiation. This bit is invalid when Auto-Negotiation is disabled. 17.13 10FDX 1, RO 10 M Full Duplex Operation: After Auto-Negotiation is completed, the results will be written to this bit. A 1 in this bit position indicates 10 M Full Duplex operation. The software can read bits [15:12] to determine which mode is selected after Auto- Negotiation. This bit is invalid when Auto-Negotiation is disabled. 17.12 10HDX 1, RO 10 M Half Duplex Operation: After Auto-Negotiation is completed, the results will be written to this bit. A 1 in this bit position indicates 10M Half Duplex operation. The software can read bits [15:12] to determine which mode is selected after Auto- Negotiation. This bit is invalid when Auto-Negotiation is disabled. 17.11- 17.10 Reserved 0, RW Reserved: Write as 0, ignore on read. 17.8-17.4 PHYAD[4:0] (PHYAD), RW PHY Address Bit 4:0: The values of the PHYAD[4:0] pins are latched to this register at power- up/reset. The first PHY address bit transmitted or received is the MSB (bit 4). A station management entity connected to multiple PHY entities must know the appropriate address of each PHY. A PHY address of <00000> will cause the isolate bit of the BMCR (bit 10, Register Address 00) to be set. Bit Bit Name Default Description 17.3-17.0 ANMB[3:0] 0, RO Auto-Negotiation Monitor Bits: These bits are for debug only. The Auto-Negotiation status will be written to these bits. b3 b2 b1 b0 0000In IDLE state 0001 Ability match 0010Acknowledge match 0011Acknowledge match fail 0100 Consistency match 0101 Consistency match fail 0110Parallel detect signal_link_ready 0111Parallel detect signal_link_ready fail 1000Auto-Negotiation completed successfully |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |