| Electronic Components Datasheet Search |
|
AM79C971VCW Datasheet(PDF) 96 Page - Advanced Micro Devices |
|
|
|||||||||||||||||||||||||||||
AM79C971VCW Datasheet(HTML) 96 Page - Advanced Micro Devices |
|
96 / 265 page ![]() 96 Am79C971 Note: *Lowest EEPROM address. Table 13. EEPROM Content Word Address Byte Addr. Most Significant Byte Byte Addr. Least Significant Byte 00h* 01h 2nd byte of the ISO 8802-3 (IEEE/ANSI 802.3) station physical address for this node 00h First byte of the ISO 8802-3 (IEEE/ANSI 802.3) station physical address for this node, where “first byte” refers to the first byte to appear on the 802.3 medium 01h 03h 4th byte of the node address 02h 3rd byte of the node address 02h 05h 6th byte of the node address 04h 5th byte of the node address 03h 07h reserved location: must be 00h 06h Reserved location must be 00h 04h 09h Hardware ID: must be 11h if compatibility to AMD drivers is desired 08h Reserved location must be 00h 05h 0Bh User programmable space 0Ah User programmable space 06h 0Dh MSB of two-byte checksum, which is the sum of bytes 00h-0Bh and bytes 0Eh and 0Fh 0Ch LSB of two-byte checksum, which is the sum of bytes 00h-0Bh and bytes 0Eh and 0Fh 07h 0Fh Must be ASCII “W” (57h) if compatibility to AMD driver software is desired 0Eh Must be ASCII “W” (57h) if compatibility to AMD driver software is desired 08h 11h BCR2[15:8] (Miscellaneous Configuration) 10h BCR2[7:0] (Miscellaneous Configuration) 09h 13h BCR4[15:8] (Link Status LED) 12h BCR4[7:0] (Link Status LED) 0Ah 15h BCR5[15:8] (LED1 Status) 14h BCR5[7:0] (LED1 Status) 0Bh 17h BCR6[15:8] (LED2 Status) 16h BCR6[7:0] (LED2 Status) 0Ch 19h BCR7[15:8] (LED3 Status) 18h BCR7[7:0] (LED3 Status) 0Dh 1Bh BCR9[15:8] (Full-Duplex Control) 1Ah BCR9[7:0] (Full-Duplex Control) 0Eh 1Dh BCR18[15:8] (Burst and Bus Control) 1Ch BCR18[7:0] (Burst and Bus Control) 0Fh 1Fh BCR22[15:8] (PCI Latency) 1Eh BCR22[7:0] (PCI Latency) 10h 21h BCR23[15:8] (PCI Subsystem Vendor ID) 20h BCR23[7:0] (PCI Subsystem Vendor ID) 11h 23h BCR24[15:8] (PCI Subsystem ID) 22h BCR24[7:0] (PCI Subsystem ID) 12h 25h BCR25[15:8] (SRAM Size) 24h BCR25[7:0] (SRAM Size) 13h 27h BCR26[15:8] (SRAM Boundary) 26h BCR26[7:0] (SRAM Boundary) 14h 29h BCR27[15:8] (SRAM Interface Control) 28h BCR27[7:0] (SRAM Interface Control) 15h 2Bh BCR32[15:8] (MII Control and Status) 2Ah BCR32[7:0] (MII Control and Status) 16h 2Dh BCR33[15:8] (MII Address) 2Ch BCR33[7:0] (MII Address) 17h 2Fh BCR35[15:8] (PCI Vendor ID) 2Eh BCR35[7:0] (PCI Vendor ID) 18h 31h Reserved location must be 00h 30h Reserved location must be 00h 19h 33h Reserved location must be 00h 32h Reserved location must be 00h 1Ah 35h Reserved location must be 00h 34h Reserved location must be 00h 1Bh 37h Reserved location must be 00h 36h Reserved location must be 00h 1Ch 39h Reserved location must be 00h 38h Reserved location must be 00h 1Dh 3Bh Reserved location must be 00h 3Ah Reserved location must be 00h 1Eh 3Dh Reserved location must be 00h 3Ch Reserved location must be 00h 1Fh 3Fh Checksum adjust byte for the 64 bytes of the EEPROM contents, checksum of the 64 bytes of the EEPROM should total to FFh 3Eh Reserved location must be 00h |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |