| Electronic Components Datasheet Search |
|
TLK2541PFP Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLK2541PFP Datasheet(HTML) 6 Page - Texas Instruments |
|
6 / 26 page ![]() TLK2541 SLLS779B – JANUARY 2008 – REVISED APRIL 2008 www.ti.com Table 1. Test Pin Descriptions SIGNAL PIN # TYPE DESCRIPTION Lock to Reference. When the LCKREFN pin is asserted active low, the tracking circuitry LCKREFN 30 Input (w/Pull-up) on the receiver Clock/Data Recovery (CDR) circuit is disabled and the recovered byte clock will become a buffered version of REFCLK. Loop Enable. When LOOPEN is active high, the internal loop-back path is activated. The transmitted serial data is directly routed internally to the inputs of the receiver. This LOOPEN 26 Input (w/Pull-down) provides a self-test capability in conjunction with the protocol device. The DOUTTXP and DOUTTXN outputs are held in a high impedance state during the loop-back test. LOOPEN is held low during standard operational state with external serial outputs and inputs active. PRBS Test Enable. When asserted high results of Pseudo Random Bit Stream (PRBS) PRBSEN 31 Input (w/Pull-down tests can be monitored on the PRBSPASS pin. A high on PRBSPASS indicates that valid PRBS is being received. TESTEN 32 Input (w/Pull-down) Test Mode Enable. This pin should be left unconnected or tied low. Table 2. Power Pin Descriptions POWER PIN# TYPE DESCRIPTION 2, 11, 22, 29, 42, VDD Supply Digital logic power. Provides power for all digital circuitry and Digital I/O Buffers. 48, 59 Analog Power. VDDA provides a supply reference for the high-speed analog circuits, VDDA 68, 69, 74 Supply receiver and transmitter GROUND Analog Ground. GNDA provides a ground reference for the high-speed analog circuits, GNDA 65, 70, 73 Ground RX and TX. 7, 15, 20, 35, 41, GND Ground Digital Logic Ground. Provides a ground for the logic circuits and digital I/O buffers. 53, 60, 80 ABSOLUTE MAXIMUM RATINGS over operating free-air temperature (unless otherwise noted) (1) VALUE UNIT VDD Supply voltage(2) –0.3 to 3 V Voltage range at TXD[0:19], ENABLE, TX_CLK, LOOPEN, PRBSEN, PRE, CTRL0, –0.3 to 4 V CTRL1, TXRATE, RXRATE, REFCLK, LCKREFN, TESTEN,RXCODE Voltage range at any other terminal except above –0.3 to VDD+ 0.3 V PD Package power dissipation See Dissipation Rating Table Tstg Storage temperature –65 to 150 °C HBM 2 kV Electrostatic discharge CDM 1.5 kV Characterized free-air operating TA PFP –40 to 85 °C temperature range (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltage values, except differential I/O bus voltages, are stated with respect to network ground. 6 Submit Documentation Feedback © 2008, Texas Instruments Incorporated Product Folder Link(s) :TLK2541 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |