74HC_HCT125

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

Product data sheet

Rev. 4 — 10 January 2013

2 of 17

NXP Semiconductors

74HC125; 74HCT125

Quad buffer/line driver; 3-state

4.

Functional diagram

5.

Pinning information

5.1 Pinning

Fig 1.

Logic symbol

Fig 2.

IEC logic symbol

Fig 3.

Logic diagram (one buffer)

mna228

1A

1Y

2

1

3

1OE

2A

2Y

5

4

6

2OE

3A

3Y

9

10

8

3OE

4A

4Y

12

13

11

4OE

mna229

1

EN1

1

3

2

4

6

5

10

8

9

13

11

12

mna227

nOE

nA

nY

Fig 4.

Pin configuration DIP14, SO14 and (T)SSOP14

74HC125

74HCT125

1OE

VCC

1A

4OE

1Y

4A

2OE

4Y

2A

3OE

2Y

3A

GND

3Y

1

2

3

4

5

6

7

8

10

9

12

11

14

13

aaa-003129