Electronic Components Datasheet Search
  English  ▼

X  

APC5830 Datasheet(PDF) 9 Page - Aplus Intergrated Circuits

Part # APC5830
Description  APC5830 DE-COMPRESSION VOICE IC
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  APLUS [Aplus Intergrated Circuits]
Direct Link  http://www.aplusinc.com.tw
Logo APLUS - Aplus Intergrated Circuits

APC5830 Datasheet(HTML) 9 Page - Aplus Intergrated Circuits

Back Button APC5830 Datasheet HTML 2Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 3Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 4Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 5Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 6Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 7Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 8Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 9Page - Aplus Intergrated Circuits APC5830 Datasheet HTML 10Page - Aplus Intergrated Circuits  
Zoom Inzoom in Zoom Outzoom out
 9 / 10 page
background image
APLUS INTEGRATED CIRCUITS INC.
APC5830
www.aplusinc.com.tw
TEL : 886-2-2782-9266
9
3FF6 : PORT_C[7..0] DATA REGISTER. READ AND WRITE.
3FF7 : PORT_C[15..8] DATA REGISTER. READ AND WRITE.
3FF8: PORT_C[7..0] DIRECTION REGISTER. WRITE ONLY.
AN ‘1’ IN THIS REGISTER WILL SET THE CORRESPONDING PIN OF PORT_C TO BE OUTPUT.
THE DEFAULT VALUE FOR EACH BIT IS ZERO.
3FF9: PORT_C[15..8] DIRECTION REGISTER. WRITE ONLY.
AN ‘1’ IN THIS REGISTER WILL SET THE CORRESPONDING PIN OF PORT_C TO BE OUTPUT.
THE DEFAULT VALUE FOR EACH BIT IS ZERO.
3FFA :ADC REGISTER. READ ONLY.
WHEN THE TIMER B NMI OCCURS, THE A/D CONVERSION PROCESS STARTS AND THE S/H
CIRCUIT STOP SAMPLING AND BEGIN HOLDING IT UNTIL THE
ADC PROCESS IS FINISHED.
THE ADC INT WILL GENERATE WHEN ADC PROCESS IS FINISHED.
3FFB,3FFC :….NO USE
3FFD : ……NO USE
3FFE: VOICE CHANNEL 1 LOW BYTE AND SYSTEM CONTROL 3. WRITE ONLY.
3FFE
0
1
BIT - 0
SEPARATE MODE FOR DAC
OUTPUT
(DEFAULT)
MIX MODE FOR DAC OUTPUT.
BIT - 1
SEPARATE MODE FOR PWM
OUTPUT
(DEFAULT)
MIX MODE FOR PWM OUTPUT
BIT - 2
NO USE
(MUST 0)
BIT - 3
NO USE
(MUST 0)
BIT – 7 ~ 4
VOICE CHANNEL
1 LOW NIBBLE BYTE.
3FFF : VOICE CHANNEL 1 HIGH BYTE. WRITE ONLY.
THE RESOLUTION OF VOICE CHANNEL 1 IS 12 BITS($3FFF,$3FFE BIT7_4). THIS REGISTER
WILL BE TRANSFERRED TO
PWM PORT WHILE TIMER_B NMI HAPPEN IN SEPARATE MODE.



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com