Electronic Components Datasheet Search
  English  ▼

X  

MPC8347ECVRADDB Datasheet(PDF) 54 Page - Freescale Semiconductor, Inc

Part # MPC8347ECVRADDB
Description  MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8347ECVRADDB Datasheet(HTML) 54 Page - Freescale Semiconductor, Inc

Back Button MPC8347ECVRADDB Datasheet HTML 50Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8347ECVRADDB Datasheet HTML 58Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 99 page
background image
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12
54
Freescale Semiconductor
Package and Pin Listings
Figure 38 and Figure 39 represent the AC timings from Table 54. Note that although the specifications
generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge
is the active edge.
Figure 38 shows the SPI timings in slave mode (external clock).
Figure 38. SPI AC Timing in Slave Mode (External Clock) Diagram
Figure 39 shows the SPI timings in master mode (internal clock).
Figure 39. SPI AC Timing in Master Mode (Internal Clock) Diagram
18 Package and Pin Listings
This section details package parameters, pin assignments, and dimensions. The MPC8347EA is available
in two packages—a tape ball grid array (TBGA) and a plastic ball grid array (PBGA). See Section 18.1,
“Package Parameters for the MPC8347EA TBGA,” Section 18.2, “Mechanical Dimensions for the
MPC8347EA TBGA,” Section 18.3, “Package Parameters for the MPC8347EA PBGA,” and
Section 18.4, “Mechanical Dimensions for the MPC8347EA PBGA.”
18.1
Package Parameters for the MPC8347EA TBGA
The package parameters are provided in the following list. The package type is 35 mm
× 35 mm, 672 tape
ball grid array (TBGA).
Package outline
35 mm
× 35 mm
Interconnects
672
SPICLK (Input)
tNEIXKH
tNEIVKH
tNEKHOX
Input Signals:
SPIMOSI
(See Note)
Output Signals:
SPIMISO
(See Note)
Note: The clock edge is selectable on SPI.
SPICLK (Output)
tNIIXKH
tNIKHOX
Input Signals:
SPIMISO
(See Note)
Output Signals:
SPIMOSI
(See Note)
Note: The clock edge is selectable on SPI.
tNIIVKH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com