Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AS1122 Datasheet(PDF) 6 Page - ams AG

Part # AS1122
Description  12-Channel LED Dr iver wi th Dot Cor rect ion and Greyscale PWM
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMSCO [ams AG]
Direct Link  http://www.ams.com
Logo AMSCO - ams AG

AS1122 Datasheet(HTML) 6 Page - ams AG

Back Button AS1122 Datasheet HTML 2Page - ams AG AS1122 Datasheet HTML 3Page - ams AG AS1122 Datasheet HTML 4Page - ams AG AS1122 Datasheet HTML 5Page - ams AG AS1122 Datasheet HTML 6Page - ams AG AS1122 Datasheet HTML 7Page - ams AG AS1122 Datasheet HTML 8Page - ams AG AS1122 Datasheet HTML 9Page - ams AG AS1122 Datasheet HTML 10Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 23 page
background image
www.austriamicrosystems.com/LED-Driver-ICs
Revision 1.00
5 - 22
AS1122
Datasheet - E l e c t r i c a l C h a r a c t e r i s t i c s
Timing Characteristics
VDD = +2.7V to +3.6V, TAMB = -40°C to +85ºC. Typical values are at TAMB = +25°C, VDD = 3.3V (unless otherwise specified).
Interface Characteristics
VDD = +2.7V to +3.6V, TAMB = -40°C to +85ºC. Typical values are at TAMB = +25°C, VDD = 3.3V (unless otherwise specified).
Figure 3. Load Circuit for Digital Output Timing Specifications
Table 4. Output Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tR_OUT
Rise Time OUT
1
1. Value can be factory trimmed for EMI improvement.
20
ns
tF_OUT
Fall Time OUT
1
20
ns
tD
2
2. See Figure 24 on page 10.
Average Output Delay Time
(can be turned off on request)
25
ns
Table 5. Serial Interface Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fOSC
Oscillator Frequency
8
10
12
MHz
fCLK
Data Shift Clock Frequency
1
5
MHz
tLOW
1
1. See Figure 24 on page 10
CLK low time during data shift
1
s
tCAPT
1
CLK low time for data capture
1.5
1.8
2.85
s
tSETUP
2
2. See Figure 36 on page 16 and Figure 37 on page 16
Setup Time
SDI, CLKI
12
ns
tHOLD
2
Hold Time
SDI, CLKI
12
ns
tPD_rising
2
Delay CLKI to CLKO
3
3. Guaranteed by design and not production tested.
rising CLKI to rising CLKO
2
3.5
8
ns
tPD_falling
2
Delay CLKI to CLKO
3
rising CLKI to falling CLKO
72
103.5
138
ns
tPD_SDO
2
Delay CLKO to SDO
3
falling edge CLKO
0.8
1.5
3
ns
tH_CLKO
2
High Time of CLKO
3
70
100
130
ns
tR_CLK
Rise Time CLK
3
CLOAD = 20pF
10
ns
tR_DATA
Rise Time Data
3
CLOAD = 20pF
10
ns
CLOAD
20pF
SDO
CLKO
VDD/2
200µA
IOL
200µA
IOH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com