© 1999 California Micro Devices Corp. All rights reserved.

11/99

PAC DN002

2

215 Topaz Street, Milpitas, California 95035

Tel: (408) 263-3214

Fax: (408) 263-7846

www.calmicro.com

CALIFORNIA MICRO DEVICES

N

O

I

T

A

M

R

O

F

N

I

G

N

I

R

E

D

R

O

T

R

A

P

D

R

A

D

N

A

T

S

e

g

a

k

c

a

Pr

e

b

m

u

N

t

r

a

P

g

n

i

r

e

d

r

O

s

n

i

Pe

l

y

t

Sg

n

i

k

r

a

M

t

r

a

P

0

2C

I

O

SS

2

0

0

N

D

C

A

P

0

2P

O

S

QQ

2

0

0

N

D

C

A

P

When placing an order please specify desired shipping: Tubes or Tape & Reel.

Application Information

See also California Micro Devices Application note AP209, “Design Considerations for ESD protection.”

In order to realize the maximum protection against ESD pulses, care must be taken in the PCB layout to minimize

parasitic series inductances to the Supply and Ground rails. Refer to Figure 1, which illustrates the case of a positive

ESD pulse applied between an input channel and Chassis Ground. The parasitic series inductance back to the power

An ESD current pulse can rise from zero to its peak value in a very short time. As an example, a level 4 contact discharge

Figure 1

Input Capacitance vs. Input Voltage

2

3

4

5

6

7

8

9

10

11

12

02

468

10

12

Input Voltage (V)