SCF5250 datasheet(34/56 Pages) FREESCALE

34 / 56 page

SCF5250 Data Sheet: Technical Data, Rev. 1.3

Freescale Semiconductor

Figure 11 provides the IEEE 1149.1 JTAG timing diagram and Table 30 provides the timing parameters.

Figure 11. JTAG AC Timing Diagram

Table 30. JTAG AC Timing Specifications

Num

Characteristic

Min

Max

Units

–

TCK Frequency of Operation

MHz

TCK Cycle Time

100

–

J2a

TCK Clock Pulse High Width

–

J2b

TCK Clock Pulse Low Width

–

J3a

TCK Fall Time (VIH=2.4 V to VIL=0.5 V)

–

J3b

TCK Rise Time (VIL=0.5 v to VIH=2.4 V)

–

TDI, TMS to TCK rising (Input Setup)

–

TCK rising to TDI, TMS Invalid (Hold)

–

Boundary Scan Data Valid to TCK (Setup)

tbd

–

TCK to Boundary Scan Data Invalid to rising edge (Hold)

tbd

–

TRST Pulse Width (asynchronous to clock edges)

–

TCK falling to TDO Valid (signal from driven or three-state)

–

J10

TCK falling to TDO High Impedance

–

J2A

J2B

J10

J11

J12

J3A

J3B

TCK

TDI, TMS

TRST

TDO

BOUNDARY

SCAN DATA

OUTPUT

BOUNDARY

SCAN DATA

INPUT

SCF5250 Datasheet(PDF) 34 Page - Freescale Semiconductor, Inc

SCF5250 Datasheet(HTML) 34 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL