Electronic Components Datasheet Search
  English  ▼

X  

CS5124 Datasheet(PDF) 7 Page - Cherry Semiconductor Corporation

Part # CS5124
Description  High Performance, Integrated Current Mode PWM Controllers
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CHERRY [Cherry Semiconductor Corporation]
Direct Link  http://www.cherrycorp.com/
Logo CHERRY - Cherry Semiconductor Corporation

CS5124 Datasheet(HTML) 7 Page - Cherry Semiconductor Corporation

Back Button CS5124 Datasheet HTML 2Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 3Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 4Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 5Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 6Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 7Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 8Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 9Page - Cherry Semiconductor Corporation CS5124 Datasheet HTML 10Page - Cherry Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 7 / 10 page
background image
7
Application Information: continued
The Line BIAS pin shows a significant change in the regu-
lated VCC voltage when sinking large currents. This will
show up as poor line regulation with a low value pull-up
resistor. Typical regulated VCC vs BIAS pin sink current is
shown in Figure 1.
Figure 1. Regulated VCC vs BIAS Sink Current
Clock Synchronization Pin (CS5126 Only)
The CS5126 can be synchronized to signals ranging from
30% slower to several times faster than the internal oscilla-
tor frequency. If the part is synchronized to a fast signal,
maximum duty cycle will be reduced as the frequency
increases as shown in Figure 2.
Figure 2: CS5126 Maximum Duty Cycle vs Frequency (Synchronized
Operation)
If the converter is initially free running and a sync signal is
applied, the current oscillator cycle will terminate and the
oscillator will lock on to the sync signal. The SYNC pin
works with a positive edge triggered signal. When the sync
signal transitions high the current PWM cycle terminates
and a new cycle begins as shown in Figure 3. The typical
phase lag between the rising edge of the SYNC signal and
the rising edge of the Gate is shown in Figure 4. When this
pin is held high or low the internal clock determines the
oscillator frequency.
Figure 3. Synchronized Operation
Figure 4 : Typical Phase Lag between SYNC and GATE on.
Gate Drive
Rail to rail gate driver operation can be obtained (up to
13.5V) over a range of MOSFET input capacitance if the
gate resistor value is kept low. Figure 5 shows the high
gate drive level vs. the series gate resistance with VCC = 8V
driving an IRF220.
Figure 5. Gate Drive vs Gate Resistor Driving an IRF220 (VCC = 8V)
8.5
8
7.5
7
6.5
6
0
0.3
0.5
2.5
5
11
Gate Resistor Value
140
130
120
110
100
90
80
70
200kHz
300kHz
400kHz
500kHz
600kHz
SYNC
OSC
GATE
125°C
-40°C
0.82
0.77
0.72
200kHz
300kHz
400kHz
500kHz
600kHz
Frequency
25°C
8.3
8.2
8.1
8
7.9
10µA20µA50µA
100µA
200µA
Bias Current (IBIAS)



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com