Electronic Components Datasheet Search
  English  ▼

X  

CS8135 Datasheet(PDF) 6 Page - Cherry Semiconductor Corporation

Part # CS8135
Description  5V, 5V Low Dropout Dual Regulator with /ENABLE RESET
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CHERRY [Cherry Semiconductor Corporation]
Direct Link  http://www.cherrycorp.com/
Logo CHERRY - Cherry Semiconductor Corporation

CS8135 Datasheet(HTML) 6 Page - Cherry Semiconductor Corporation

  CS8135 Datasheet HTML 1Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 2Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 3Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 4Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 5Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 6Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 7Page - Cherry Semiconductor Corporation CS8135 Datasheet HTML 8Page - Cherry Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
6
Application Notes
The output or compensation capacitor helps determine
three main characteristics of a linear regulator: start-up
delay, load transient response and loop stability.
The capacitor value and type should be based on cost,
availability, size and temperature constraints. A tantalum
or aluminum electrolytic capacitor is best, since a film or
ceramic capacitor with almost zero ESR, can cause insta-
bility. The aluminum electrolytic capacitor is the least
expensive solution, but, if the circuit operates at low tem-
peratures (-25¡C to -40¡C), both the value and ESR of the
capacitor will vary considerably. The capacitor manufac-
turers data sheet usually provides this information.
The value for output capacitor C2 shown in the test and
applications circuit should work for most applications,
however it is not necessarily the optimized solution.
To determine acceptable values for C2 and C3 for a partic-
ular application, start with a tantalum capacitor of the rec-
Stability Considerations
S1
ON/OFF
RESET
FLAG
R1
20k
W
C1*
0.1
mF
RESET/
ENABLE
VIN
VOUT1
Gnd
VOUT2
C3**
10
mF
+
+
10
mF
C2 **
CS8135
NOTES:
* C1 required if regulator is located far from power supply filter.
** C2, C3 required for stability.
Test & Application Circuit
Disabling VOUT2 when it is not needed. C3 is no longer needed.
Unlike the standby regulated output, which must remain
on whenever possible, the high current regulated output is
fault protected against overvoltage and also incorporates
thermal shutdown. If the input voltage rises above approx-
imately 30V (e.g., load dump), this output will automatical-
ly shutdown. This protects the internal circuitry and
enables the IC to survive higher voltage transients than
would otherwise be expected. Thermal shutdown is effec-
tive against die overheating since the high current output
is the dominant source of power dissipation in the IC.
The
function has the ability to serve a dual purpose
if desired. When controlled in the manner shown in the
test circuit (common in automotive systems where
/ENABLE is connected to the ignition switch), the
lead also serves as an output flag that is active low when-
ever a fault condition is detected with the high current
regulated output. Under normal operating conditions, the
output voltage of this lead is high (5V). This is set by an
internal clamp. If the high current output becomes unreg-
ulated for any reason (line transients, short circuit, thermal
shutdown, low input voltage, etc.) the lead switches to the
active low state, and is capable of sinking several mil-
liamps. This output signal can be used to initiate any reset
or start-up procedure that may be required of the system.
The
lead can also be driven directly from logic cir-
cuits. The only requirement is that the 20k½ pull-up resis-
tor remain in place. This will not affect the logic gate since
the voltage on this lead is limited by the internal clamp to
5V. The
signal is sacrificed in this arrangement
since the maximum sink capability of the lead in the active
low state (approximately 5mA), is usually not sufficient to
pull down the active high logic gate. The flag can be
retained if the driving gate is open collector logic.
Controlling ON/OFF Terminal with a typical CMOS or TTL Logic Gate
Reset Pulse on Power-Up (with approximately 300ms delay)
RESET/
ENABLE
Gnd
CS8135
R1
20k
W
R2
100k
W
4.7
mF
CMOS MM 74CO4
or Equivalent
Delayed
Reset
Out
CS8135
VIN
R1
20k
W
RESET/
ENABLE
RESET
RESET
RESET
RESET
RESET Function
High Current Output
VIN
VOUT
2
R D
10k
W
C3
+
VOUT
2
Circuit Description: continued



Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com