Electronic Components Datasheet Search
  English  ▼

X  

CDB4228 Datasheet(PDF) 21 Page - Cirrus Logic

Part # CDB4228
Description  24-Bit, 96 kHz Surround Sound Codec?
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB4228 Datasheet(HTML) 21 Page - Cirrus Logic

Back Button CDB4228 Datasheet HTML 17Page - Cirrus Logic CDB4228 Datasheet HTML 18Page - Cirrus Logic CDB4228 Datasheet HTML 19Page - Cirrus Logic CDB4228 Datasheet HTML 20Page - Cirrus Logic CDB4228 Datasheet HTML 21Page - Cirrus Logic CDB4228 Datasheet HTML 22Page - Cirrus Logic CDB4228 Datasheet HTML 23Page - Cirrus Logic CDB4228 Datasheet HTML 24Page - Cirrus Logic CDB4228 Datasheet HTML 25Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 30 page
background image
CS4228
DS307PP1
21
DAC Mute1 Control
Address 0x04
MUT6 - MUT1
Mute control for DAC6 - DAC1 respectively. When asserted, the corresponding DAC is digitally
attenuated to its maximum value (90.5 dB). When deasserted, the corresponding DAC attenu-
tation value returns to the value stored in the corresponding Digital Volume Control register. The
attenuation value is ramped up and down at the rate specified by RMP1:0.
0 -
Normal output level
*1 -
Selected DAC output fully attenuated.
RMP1:0
Attenuation ramp rate.
*0 -
0.5dB change per 4 LRCKs
1 -
0.5dB change per 8 LRCKs
2 -
0.5dB change per 16 LRCKs
3 -
0.5dB change per 32 LRCKs
DAC Mute2 Control
Address 0x05
MUTEC
Controls the MUTEC pin
*0 -
Normal operation
1 -
MUTEC pin asserted low
MUTCZ
Automatically asserts the MUTEC pin on consecutive zeros. When enabled, 512 consecutive
zeros on all six DAC inputs will cause the MUTEC pin to be asserted low. A single non-zero
value on any DAC input will cause the MUTEC pin to deassert.
*0 -
Disabled
1 -
Enabled
HMUTE56/34/12
Hard mute the corresponding DAC pair. When asserted, zero data is sent to the corresponding
DAC pair causing an instantaneous mute. To prevent high frequency transients on the outputs,
a DAC pair should be fully attenuated by asserting the corresponding MUT6-MUT1 bits in the
DAC Mute Control register or by writing 0xFF to the corresponding Digital Volume Control reg-
isters before asserting HMUTE.
*0 -
Normal operation
1 -
DAC pair is muted
765
4321
0
MUT6
MUT5
MUT4
MUT3
MUT2
MUT1
RMP1
RMP0
111
1110
0
765
4321
0
MUTEC
MUTCZ
RESERVED
HMUTE56
HMUTE34
HMUTE12
RESERVED
000
0000
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com