Electronic Components Datasheet Search
  English  ▼

X  

CS4341A Datasheet(PDF) 13 Page - Cirrus Logic

Part # CS4341A
Description  24-Bit, 192 kHz Stereo DAC with Volume Control?
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4341A Datasheet(HTML) 13 Page - Cirrus Logic

Back Button CS4341A Datasheet HTML 9Page - Cirrus Logic CS4341A Datasheet HTML 10Page - Cirrus Logic CS4341A Datasheet HTML 11Page - Cirrus Logic CS4341A Datasheet HTML 12Page - Cirrus Logic CS4341A Datasheet HTML 13Page - Cirrus Logic CS4341A Datasheet HTML 14Page - Cirrus Logic CS4341A Datasheet HTML 15Page - Cirrus Logic CS4341A Datasheet HTML 16Page - Cirrus Logic CS4341A Datasheet HTML 17Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 32 page
background image
CS4341A
DS582PP1
13
3.9.3
SPI Mode
In SPI mode, data is clocked into the serial control data line, CDIN, by the serial control port clock,
CCLK (see Figure 7 for the clock to data relationship). There is no AD0 pin. Pin CS is the chip
select signal and is used to control SPI writes to the control port. When the device detects a high to
low transition on the AD0/CS pin after power-up, SPI mode will be selected. All signals are inputs
and data is clocked in on the rising edge of CCLK.
3.9.3a
SPI Write
To write to the device, follow the procedure below while adhering to the control port
Switching Specifications in section 6.
1) Bring CS low.
2) The address byte on the CDIN pin must then be 00100000.
3) Write to the memory address pointer, MAP. This byte points to the register to be written.
4) Write the desired data to the register pointed to by the MAP.
5) If the INCR bit (see section 3.9.1) is set to 1, repeat the previous step until all the desired
registers are written, then bring CS high.
6) If the INCR bit is set to 0 and further SPI writes to other registers are desired, it is nec-
essary to bring CS high, and follow the procedure detailed from step 1. If no further writes
to other registers are desired, bring CS high.
MAP
MSB
LS B
DATA
byte 1
byte n
R/W
M AP = M em ory Address Pointe r
ADDRESS
CH IP
CD IN
CCLK
CS
00 10 00 0
Figure 7. Control Port Timing, SPI mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com