Electronic Components Datasheet Search
  English  ▼

X  

SP705CU-L Datasheet(PDF) 9 Page - Exar Corporation

Part # SP705CU-L
Description  Low Power Microprocessor Supervisory Circuits
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  EXAR [Exar Corporation]
Direct Link  http://www.exar.com
Logo EXAR - Exar Corporation

SP705CU-L Datasheet(HTML) 9 Page - Exar Corporation

Back Button SP705CU-L Datasheet HTML 5Page - Exar Corporation SP705CU-L Datasheet HTML 6Page - Exar Corporation SP705CU-L Datasheet HTML 7Page - Exar Corporation SP705CU-L Datasheet HTML 8Page - Exar Corporation SP705CU-L Datasheet HTML 9Page - Exar Corporation SP705CU-L Datasheet HTML 10Page - Exar Corporation SP705CU-L Datasheet HTML 11Page - Exar Corporation SP705CU-L Datasheet HTML 12Page - Exar Corporation SP705CU-L Datasheet HTML 13Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 17 page
background image
S
SP
P7
70
05
5--S
SP
P7
70
08
8--S
SP
P8
81
13
3L
L
L
Lo
ow
w P
Po
ow
we
err M
Miiccrro
op
prro
occe
es
ss
so
orr S
Su
up
pe
errv
viis
so
orry
y C
Ciirrccu
uiitts
s
© 2010 Exar Corporation
9/17
Rev. 2.0.0
FEATURES
The SP705-708/813L series provides four key
functions:
1. A reset output during power-up, power-
down and brownout conditions.
2. An independent watchdog output that goes
LOW if the watchdog input has not been
toggled within 1.6 seconds.
3. A 1.25V threshold detector for power-fail
warning, low battery detection, or monitoring
a power supply other than +5V.
4. An active-LOW manual-reset that allows
RESET to be triggered by a pushbutton switch.
The SP707/708 devices are the same as the
SP705/706 devices except for the active-HIGH
RESET substitution of the watchdog timer. The
SP813L is the same as the SP705 except an
active-HIGH RESET is provided rather than an
active-LOW
RESET.
The
SP705/707/813L
devices generate a reset when the supply
voltage drops below 4.65V. The SP706/708
devices generate a reset below 4.40V.
The SP705-708/813L series is ideally suited
for
applications
in
automotive
systems,
intelligent instruments, and battery-powered
computers
and
controllers.
The
SP705-
708/813L
series
is
ideally
applied
in
environments where monitoring of power
supply to a µP and its related components is
critical.
THEORY OF OPERATION
The
SP705-708/813L
series
is
a
microprocessor (µP) supervisory circuit that
monitors the power supplied to digital circuits
such as microprocessors, microcontrollers, or
memory. The series is an ideal solution for
portable, battery-powered equipment that
requires
power
supply
monitoring.
Implementing this series will reduce the
number of components and overall complexity.
The watchdog functions of this product family
will continuously oversee the operational
status of a system. The operational features
and benefits of the SP705-708/813L series are
described in more detail below.
RESET OUTPUT
A microprocessor's reset input starts the µP in
a known state. The SP705-708/813L series
asserts reset during power-up and prevents
code execution errors during power down or
brownout conditions.
On power-up, once VCC reaches 1.1V, RESET is
a guaranteed logic LOW of 0.4V or less. As VCC
rises, RESET stays LOW. When VCC rises above
the reset threshold, an internal timer releases
RESET after 200ms. RESET pulses LOW
whenever VCC dips below the reset threshold,
such as in a brownout condition. When a
brownout condition occurs in the middle of a
previously initiated reset pulse, the pulse
continues for at least another 140ms. On
power down, once VCC falls below the reset
threshold,
RESET
stays
LOW
and
is
guaranteed to be 0.4V or less until VCC drops
below 1.1V.
The
SP707/708/813L
active-HIGH
RESET
output is simply the complement of the RESET
output and is guaranteed to be valid with VCC
down to 1.1V. Some µPs, such as Intel's
80C51, require an active-HIGH reset pulse.
WATCHDOG TIMER
The
SP705/706/813L
watchdog
circuit
monitors the µP's activity. If the µP does not
toggle the watchdog input (WDI) within 1.6
seconds and WDI is not tri-stated, WDO goes
LOW. As long as RESET is asserted or the WDI
input is tri-stated, the watchdog timer will stay
cleared and will not count. As soon as RESET
is released and WDI is driven HIGH or LOW,
the timer will start counting. Pulses as short as
50ns can be detected.
Typically, WDO will be connected to the non-
maskable interrupt input (NMI) of a µP. When
VCC drops below the reset threshold, WDO will
go LOW whether or not the watchdog timer
had timed out. Normally this would trigger an
NMI but RESET goes LOW simultaneously and
thus overrides the NMI.
If WDI is left unconnected, WDO can be used
as a low-line output. Since floating WDI
disables the internal timer, WDO goes LOW
only when VCC falls below the reset threshold,
thus functioning as a low-line output.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com