Electronic Components Datasheet Search
  English  ▼

X  

HM6P5331 Datasheet(PDF) 9 Page - Hynix Semiconductor

Part # HM6P5331
Description  HM6P5331 - 2.0GHz/500MHz Dual Frequency Synthesizer
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HM6P5331 Datasheet(HTML) 9 Page - Hynix Semiconductor

Back Button HM6P5331 Datasheet HTML 2Page - Hynix Semiconductor HM6P5331 Datasheet HTML 3Page - Hynix Semiconductor HM6P5331 Datasheet HTML 4Page - Hynix Semiconductor HM6P5331 Datasheet HTML 5Page - Hynix Semiconductor HM6P5331 Datasheet HTML 6Page - Hynix Semiconductor HM6P5331 Datasheet HTML 7Page - Hynix Semiconductor HM6P5331 Datasheet HTML 8Page - Hynix Semiconductor HM6P5331 Datasheet HTML 9Page - Hynix Semiconductor HM6P5331 Datasheet HTML 10Page - Hynix Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 9 / 10 page
background image
PRELIMINARY
                 
                 
Powerdown Operation
Synchronous and asynchronous powerdown modes are both available. Synchronously powerdown occurs if the respective
loop’s R18 bit (Do High Z State) is LOW when its N20 bit (Powerdown) becomes HI. Asynchronous powerdown occurs if
the loop’s R18 bit is HI when its N20 bit becomes HI. In the synchronous powerdown mode, the powerdown function is
gated by the charge pump to prevent unwanted frequency jumps. Once the powerdown program bit N20 is loaded, the
part will go into powerdown mode when the charge pump reaches a High Z condition. In the asynchronous powerdown
mode, the device powers down immediately after the LE pin latches in a HI condition on the powerdown bit N20. Activation
of either the IF or RF PLL powerdown conditions in either synchronous or asynchronous modes forces the respective
loop’s R and N dividers to their load state condition and debiasing of its respective fin input to a high impedance state. The
oscillator circuitry function does not become disabled until both IF and RF powerdown bits are activated. The control
register remains active and capable of loading and latching data during all of the powerdown modes. The device returns to
an actively powered up condition in either synchronous or asynchronous modes immediately upon LE latching LOW data
into bit N20.
Powerdown Mode Select Table
R18
N20
Powerdown Status
0
0
PLL Active
1
0
PLL Active (Charge Pump High Z State)
0
1
Synchronous Powerdown Initiated
1
1
Asynchronous Powerdown Initiated
Physical Dimensions (unit : )
Leadless Grid Array Package



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com