Electronic Components Datasheet Search
  English  ▼

X  

GMS87C4060 Datasheet(PDF) 77 Page - Hynix Semiconductor

Part # GMS87C4060
Description  CMOS SINGLE-CHIP 8-BIT MICROCONTROLLER FOR TELEVISION
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HYNIX [Hynix Semiconductor]
Direct Link  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

GMS87C4060 Datasheet(HTML) 77 Page - Hynix Semiconductor

Back Button GMS87C4060 Datasheet HTML 73Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 74Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 75Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 76Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 77Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 78Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 79Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 80Page - Hynix Semiconductor GMS87C4060 Datasheet HTML 81Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 100 page
background image
HMS81C43xx / GMS87C4060
77
November 2001 ver 1.2
20. WATCHDOG TIMER
The watchdog timer rapidly detects the CPU malfunction
such as endless looping caused by noise or the like, and re-
sumes the CPU to the normal state.
The watchdog timer signal for detecting malfunction can
be selected either a reset CPU or a interrupt request.
When the watchdog timer is not being used for malfunc-
tion detection, it can be used as a timer to generate an in-
terrupt at fixed intervals.
Figure 20-1 Block Diagram of Watchdog Timer
Watchdog Timer Control
Figure 20-2 shows the watchdog timer control register.
The watchdog timer is automatically disabled after reset.
The CPU malfunction is detected as setting the detection
time, selecting output, and clearing the binary counter. Re-
peatedly clearing the binary counter within the setting de-
tection time.
If the malfunction occurs for any cause, the watchdog tim-
er output will become active at the rising overflow from
the binary counters unless the binary counter are cleared.
At this time, when WDTON=1 a reset is generated, which
drives the RESET pin low to reset the internal hardware.
When WDTON=0, a watchdog timer interrupt (IFWDT) is
generated.
Figure 20-2 Watchdog timer register
to reset CPU
WDTR
Watchdog Timer Register
(BIT overflow : IFBIT)
Clock source
6-bit up-counter
enable
WDT
6-bit compare data
comparator
6
WDTR[bit5~0]
Watchdog Timer interrupt
WDTCL[bit6]
clear
[00D7H]
IFWDT
CKCTLR
Clock control Register
[00D6H]
WDTON[bit5]
CKTCLR
ADDRESS : 00D6H
RESET VALUE : 0000 0000b
WDT
ENP
BTCL BTS2
BTS1
BTS0
Watchdog timer On/Off control
WW
WWWR
WDTR
ADDRESS : 00D7H
RESET VALUE : -011 1111b
WDT
W D TR 5
~
0
Slave address
WWWWWW
W
ON
CK
0: Normal 6bit timer, Watchdog off
1: Watchdog timer
CL
Watchdog timer Clear
0: Watchdog timer free run
1: Watchdog timer clear and free run
Automatically cleared this bit after 1cycle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com