Electronic Components Datasheet Search
  English  ▼

X  

CD22402D Datasheet(PDF) 2 Page - Harris Corporation

Part # CD22402D
Description  Sync Generator for TV Applications and Video Processing Systems
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HARRIS [Harris Corporation]
Direct Link  http://www.harris.com
Logo HARRIS - Harris Corporation

CD22402D Datasheet(HTML) 2 Page - Harris Corporation

  CD22402D Datasheet HTML 1Page - Harris Corporation CD22402D Datasheet HTML 2Page - Harris Corporation CD22402D Datasheet HTML 3Page - Harris Corporation CD22402D Datasheet HTML 4Page - Harris Corporation CD22402D Datasheet HTML 5Page - Harris Corporation CD22402D Datasheet HTML 6Page - Harris Corporation CD22402D Datasheet HTML 7Page - Harris Corporation CD22402D Datasheet HTML 8Page - Harris Corporation CD22402D Datasheet HTML 9Page - Harris Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 11 page
background image
8-41
Pin Descriptions
PIN NO.
SYMBOL
DESCRIPTION
1
XRC
Delay, Genlock to Crystal Oscillator. Resistor, diode and capacitor connection for delay that automatically
turns on the crystal oscillator when the genlock input is removed. When the signal on Terminal 1 is high the crys-
tal oscillator is inhibited. Typical values for R and C are 1M
Ω and 0.001µF. For operation as a crystal controlled
stand alone sync generator without genlock, Terminal 1 should be hardwired to VSS.
2
XTP
Crystal Oscillator Feedback Tap. Feedback connection (tap) for crystal oscillator. When a crystal (shunted by
a1M
Ω resistor) is connected between this terminal and Terminal 23, and a 100pF capacitor is connected from
this terminal to VSS, the sync generator creates its own master frequency. For a 525-line, 30-frame/second ras-
ter, the crystal frequency is 504.000kHz (Note 1); and for a 625-line, 25-frame/second raster, the crystal frequen-
cy is 500.000kHz (Note 1).
3VSS
Negative Power Supply Voltage. This terminal must be hardwired to Terminal 12 (VSS).
4HD
Horizontal Drive Output
5MS
Mixed Sync Output
6C
Capacitor Connection for R-C Genlock Oscillator
7
MBB
Mixed Beam Blanking Output
8
VRE
Vertical Counter Reset to First Equalizing Pulse. A low level signal on this terminal resets the vertical counter
to the first equalizing pulse of a field. When not in use this terminal should be connected to VDD.
9VD
Vertical Drive Output
10
VRV
Vertical Counter Reset to First Vertical Sync Pulse. A low level signal on this terminal resets the sync gen-
erator to the first vertical sync pulse of a field. For genlock operation, Terminal 10 is used as a resistor and ca-
pacitor connection for an integrator network that detects vertical sync pulses in a master sync waveform to which
the sync generator is to be genlocked. R is 22k
Ω, and C is 0.001µF. When not in use this terminal should be
connected to VDD.
11
HC
Horizontal Clamp Output
12
VSS
Negative Power Supply Voltage
13
MPB
Mixed Processing Blanking Output
14
HPB
Horizontal Processing Blanking Output
15
FS2
Frame Sync Output (Odd Field). A pulse coinciding with the first equalizing pulse is produced at the beginning
of every odd field.
16
SVD
Short Vertical Drive Output
17
VPB
Vertical Processing Blanking Output
18
SW
Operation Switch for 525-Line or 625-Line Raster. A high level signal on Terminal 18 causes the sync gener-
ator to generate a 625-line raster. An internal pulldown resistor is connected to Terminal 18, so in the absence
of an applied input to this terminal, a 525-line raster is produced.
19
VDD
Positive Power Supply Voltage. VDD can be any voltage between +4 and +15 relative to VSS.
20
GEN
Genlock Input Composite Sync. A negative going reference mixed sync waveform applied to Terminal 20 dis-
ables the crystal oscillator and locks the R-C genlock oscillator to the horizontal pulses of the reference sync
waveform. Vertical sync detection is achieved by an R-C integrator connected from Terminal 20 to Terminal 10
(vertical reset to first vertical sync pulse). An internal pull-up resistor is connected to Terminal 20 so that in the
absence of an applied input the crystal oscillator is enabled and the R-C genlock oscillator is disabled.
21
XR
Delay, Genlock to Crystal Oscillator, Resistor and Diode Connection for Delay, Genlock to Crystal Oscil-
lator. Automatically turns on the crystal oscillator when the input to Terminal 20 is removed.
22
RC
Resistor and Capacitor Connection for Genlock Oscillator. If the genlock oscillator is not used this terminal
should be connected to VSS. C should be 100pF, and R should be a 10kΩ potentiometer.
23
XIN
Master Frequency Input.
24
R
Resistor Connection for Genlock Oscillator.
NOTE: 32 times horizontal frequency.
CD22402



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com