| Electronic Components Datasheet Search |
|
CDP1824CD Datasheet(PDF) 4 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
CDP1824CD Datasheet(HTML) 4 Page - Intersil Corporation |
|
4 / 6 page ![]() 6-40 Dynamic Electrical Specifications at TA = -40oC to +85oC, VDD ±5%, Input tR, tF = 10ns, CL = 50pF, RL = 200kΩ; See Figure 2 PARAMETER SYMBOL TEST CONDITIONS LIMITS UNITS CDP1824D, CDP1824E CDP1824CD, CDP1824CE VDD (V) (NOTE 1) MIN (NOTE 2) TYP MAX (NOTE 1) MIN (NOTE 2) TYP MAX WRITE OPERATION Write Pulse Width tWRW 5 390 200 - 390 200 - ns 10 180 150 - - - - ns Data Setup Time tDS 5 390 100 - 390 100 - ns 10 180 50 - - - - ns Data Hold Time tDH 5 70 40 - 70 40 - ns 10 35 20 - - - - ns Chip Select Setup Time tCS 5 425 210 - 425 210 - ns 10 215 110 - - - - ns Address Setup Time tAS 5 640 500 - 640 500 - ns 10 390 300 - - - - ns NOTES: 1. Time required by a limit device to allow for the indicated function. 2. Time required by a typical device to allow for the indicated function. Typical values are for TA = +25 oC and nominal V DD. FIGURE 2. WRITE CYCLE TIMING DIAGRAM NOTE: tR, tF > 1µs. FIGURE 3. LOW VDD DATA RETENTION WAVEFORMS AND TIMING DIAGRAM tAS tCS tWRW tDS tDH MA CS MWR BUS DATA RETENTION MODE 0.95 VDD 0.95 VDD tR VDR tF (NOTE 1) (NOTE 1) VDD tCDR VIH VIL CS VIH VIL tRC CDP1824, CDP1824C |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |