257

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without

notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate

and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which

may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

HCS166MS

Spec Number

518758

AC Timing Diagrams and AC Load Circuit

FIGURE 1. CLOCK PRE-REQUISITE TIMES AND PROPAGA-

TION AND OUTPUT TRANSITION TIMES

FIGURE 2. MASTER RESIT PRE-REQUISITE TIMES AND

PROPAGATION DELAYS.

FIGURE 3. DATA PRE-REQUISITE TIMES

FIGURE 4. PARALLEL ENABLE OR CLOCK ENABLE PRE-

REQUISITE TIMES

FIGURE 5. AC LOAD CIRCUIT

tW

VS

50

VS

INPUT

LEVEL

GND

tTHL

VS

VS

tPHL

tPLH

tTLH

t/f MAX

tf

tr

tW

VS

VS

INPUT

LEVEL

GND

tPHL

VS

tREM

VS

MR

CP

Q7

INPUT

LEVEL

GND

VS

VALID

DATA

INPUT

GND

CP

tSU

tH

VS

LEVEL

INPUT

LEVEL

GND

VALID

LEVEL

GND

PE OR CE

tSU

tH

VS

INPUT

LEVEL

INPUT

GND

VS

AC VOLTAGE LEVELS

PARAMETER

HCS

UNITS

VCC

4.50

V

VIH

4.50

V

VS

2.25

V

VIL

0

V

GND

0

V

DUT

TEST

CL

RL

POINT

CL = 50pF

RL = 500

Ω