| Electronic Components Datasheet Search |
|
ADV202 Datasheet(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADV202 Datasheet(HTML) 16 Page - Analog Devices |
|
16 / 40 page ![]() ADV202 Data Sheet Rev. D | Page 16 of 40 STREAMING MODE (JDATA)—FIFO READ/WRITE Table 10. Parameter Description Min Typ Max Unit JDATA TD MCLK to JDATA Valid 1.5 2.5 × JCLK + 7.0 ns JCLK cycles1 VALID TD MCLK to VALID Assert/Deassert 1.5 2.5 × JCLK + .7.0 ns JCLK cycles HOLD SU HOLD Setup to Rising MCLK 3 ns HOLD HD HOLD Hold from Rising MCLK 3 ns JDATA SU JDATA Setup to Rising MCLK 3 ns JDATA HD JDATA Hold from Rising MCLK 3 ns 1 For a definition of JCLK, see the PLL section. MCLK JDATA VALID HOLD HOLDHD HOLDSU VALIDTD JDATASU JDATATD JDATAHD Figure 19. Streaming Mode Timing—Encode Mode JDATA Output MCLK JDATA VALID HOLD HOLDHD HOLDSU VALIDTD JDATASU JDATAHD Figure 20. Streaming Mode Timing—Decode Mode JDATA Input |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |