PD78F9232CS_15 datasheet(17/30 Pages) RENESAS

17 / 30 page

Preliminary Product Information U18550EJ2V0PM

µ PD78F9232CS, 78F9234CS

DC Characteristics (TA =

−40 to +85°C, VDD = 2.0 to 5.5 VNote 1, VSS = 0 V) (2/2)

Parameter

Symbol

Conditions

MIN. TYP. MAX. Unit

When A/D converter is stopped

6.1

12.2

fX = 10 MHz

VDD = 5.0 V

±10%Note 4

When A/D converter is operating

Note 8

7.6

15.2

When A/D converter is stopped

5.5

11.0

fX = 6 MHz

VDD = 5.0 V

±10%Note 4

When A/D converter is operating

Note 8

14.0

When A/D converter is stopped

3.0

6.0

IDD1

Note 3

Crystal/ceramic

oscillation, external

clock input oscillation

operating mode

Note 6

fX = 5 MHz

VDD = 3.0 V

±10%Note 5

When A/D converter is operating

Note 8

4.5

9.0

When peripheral functions are stopped

1.7

3.8

fX = 10 MHz

VDD = 5.0 V

±10%Note 4

When peripheral functions are operating

6.7

When peripheral functions are stopped

1.3

3.0

fX = 6 MHz

VDD = 5.0 V

±10%Note 4

When peripheral functions are operating

6.0

When peripheral functions are stopped

0.48

IDD2

Crystal/ceramic

oscillation, external

clock input HALT

mode

Note 6

fX = 5 MHz

VDD = 3.0 V

±10%Note 5

When peripheral functions are operating

2.1

When A/D converter is stopped

5.0

10.0

IDD3

Note 3

High-speed internal

oscillation operating

mode

Note 7

fX = 8 MHz

VDD = 5.0 V

±10%Note 4

When A/D converter is operating

Note 8

6.5

13.0

When peripheral functions are stopped

1.4

3.2

IDD4

High-speed internal

oscillation HALT

mode

Note 7

fX = 8 MHz

VDD = 5.0 V

±10%Note 4

When peripheral functions are operating

5.9

When low-speed internal

oscillation is stopped

3.5

20.0

VDD = 5.0 V

±10%

When low-speed internal

oscillation is operating

17.5

32.0

µA

When low-speed internal

oscillation is stopped

3.5

15.5

Supply

current

Note 2

IDD5

STOP mode

VDD = 3.0 V

±10%

When low-speed internal

oscillation is operating

11.0

26.0

µA

Notes 1.

Use this product in a voltage range of 2.2 to 5.5 V because the detection voltage (VPOC) of the power-on-

clear (POC) circuit is 2.1 V

±0.1 V.

Total current flowing through the internal power supply (VDD). Peripheral operation current is included

(however, the current that flows through the pull-up resistors of ports is not included).

Peripheral operation current is included.

When the processor clock control register (PCC) is set to 00H.

When the processor clock control register (PCC) is set to 02H.

When crystal/ceramic oscillation clock, external clock input is selected as the system clock source using

the option byte.

When the high-speed internal oscillation clock is selected as the system clock source using the option

byte.

The current that flows through the AVREF pin is included.

PD78F9232CS Datasheet(PDF) 17 Page - Renesas Technology Corp

PD78F9232CS Datasheet(HTML) 17 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL