Electronic Components Datasheet Search
  English  ▼

X  

AN2860 Datasheet(PDF) 13 Page - STMicroelectronics

Part # AN2860
Description  EMC guidelines for STM8 microcontrollers
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN2860 Datasheet(HTML) 13 Page - STMicroelectronics

Back Button AN2860 Datasheet HTML 9Page - STMicroelectronics AN2860 Datasheet HTML 10Page - STMicroelectronics AN2860 Datasheet HTML 11Page - STMicroelectronics AN2860 Datasheet HTML 12Page - STMicroelectronics AN2860 Datasheet HTML 13Page - STMicroelectronics AN2860 Datasheet HTML 14Page - STMicroelectronics AN2860 Datasheet HTML 15Page - STMicroelectronics AN2860 Datasheet HTML 16Page - STMicroelectronics AN2860 Datasheet HTML 17Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 13 / 17 page
background image
AN2860
Software recommendations
Doc ID 15267 Rev 5
13/17
5
Software recommendations
The standard software techniques for improving EMC performance described in the AN1015
application note (“Software techniques for improving microcontroller EMC performance”)
also apply to the STM8 product family.
This section lists the STM8 specificities related to the software techniques referred in the
AN1015. It gives the values dedicated to STM8 products but it is strongly recommended to
read carefully the AN1015 in order to implement safely the software recommendations.
Some other techniques used to test the MCU correct state and to prevent from an
unexpected MCU behavior are described in details in the AN3181 (Guidelines for obtaining
IEC60335 Class B certification on STM8 family). These techniques are used in the
associated firmware.
5.1
Critical bytes and opcode technique
It is recommended to avoid occurrences of the following critical bytes in your code:
0x8E: opcode for HALT (instruction used to enter low power modes)
0x8F: opcode for WFI (instruction “wait for interrupt”)
0x82: opcode for INT (instruction used to jump in interrupt routine only)
0x8B: opcode for SWBRK (software breakpoint instruction used to stall the CPU in
debug mode)
These critical bytes can be generated by the linker when computing the address destination
in a branch instruction (JUMP or CALL) in absolute or relative addressing modes. To remove
such occurrences you can simply insert a NOP instruction before the target address. For
further explanation, refer to the AN1015 application note.
To keep a better control of unexpected jumps, it is recommended to fill unused memory
areas with the TRAP opcode (0x83).
Besides, if you want to generate an illegal opcode reset, illegal opcodes can be used, like for
example the following simple ones: 0x05, 0x0B, 0x71 and 0x75.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com