LT1169CS8 datasheet(4/12 Pages) LINER

4 / 12 page

LT1169

ELECTRICAL C

HARA TERISTICS V

S = ±15V, VCM = 0V, – 40°C ≤ TA ≤ 85°C, (Note 7), unless otherwise noted.

SYMBOL

PARAMETER

CONDITIONS (Note 1)

MIN

TYP

MAX

UNITS

∆VOS

Offset Voltage Match

1.8

∆IB+

Noninverting Bias Current Match

180

∆CMRR

Common Mode Rejection Match

(Note 8)

∆PSRR

Power Supply Rejection Match

(Note 8)

The q denotes specifications which apply over the full operating

temperature range.

Note 1: Typical parameters are defined as the 60% yield of parameter

distributions of individual amplifiers, i.e., out of 100 LT1169s (200 op

amps) typically 120 op amps will be better than the indicated specification.

Note 2: IB and IOS readings are extrapolated to a warmed-up temperature

from 25

°C measurements and 45°C characterization data.

Note 3: Current noise is calculated from the formula:

in = (2qIB)

1/2

where q = 1.6

× 10–19 coulomb. The noise of source resistors up to 200M

swamps the contribution of current noise.

Note 4: Input voltage range functionality is assured by testing offset

voltage at the input voltage range limits to a maximum of 2.8mV.

Note 5: This parameter is not 100% tested.

Note 6: Slew rate is measured in AV = –1; input signal is ±7.5V, output

measured at

±2.5V.

Note 7: The LT1169 is designed, characterized and expected to meet these

extended temperature limits, but is not tested at – 40

°C and 85°C.

Guaranteed I grade parts are available; consult factory.

Note 8:

∆CMRR and ∆PSRR are defined as follows:

(1) CMRR and PSRR are measured in

µV/V on the individual

amplifiers.

(2) The difference is calculated between the matching sides in

µV/V.

(3) The result is converted to dB.

Note 9: The LT1169 is measured in an automated tester in less than one

second after application of power. Depending on the package used, power

dissipation, heat sinking, and air flow conditions, the fully warmed-up chip

temperature can be 10

°C to 50°C higher than the ambient temperature.

HARA TERISTICS

TYPICALPERFOR

Voltage Noise vs Frequency

0.1Hz to 10Hz Voltage Noise

TIME (SEC)

LT1169 • TPC01

FREQUENCY (Hz)

100

10k

LT1169 • TPC03

TA = 25°C

VS = ±15V

1/f CORNER

60Hz

TYPICAL

INPUT VOLTAGE NOISE (nV/

√Hz)

4.2

7.4

LT1169 • TPC02

5.0

5.8

6.6

4.6

7.8

5.4

6.2

7.0

8.2

TA = 25°C

VS = ±15V

510 OP AMPS TESTED

1kHz Input Noise Voltage

Distribution

LT1169CS8 Datasheet(PDF) 4 Page - Linear Technology

LT1169CS8 Datasheet(HTML) 4 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL