LT1782CS6 datasheet(9/12 Pages) LINER

9 / 12 page

LT1782

APPLICATIO S I FOR ATIO

sourcing current is reduced to 10mA at 3V total supplies

as noted in the Electrical Characteristics.

The LT1782 is internally compensated to drive at least

600pF of capacitance under any output loading condi-

tions. A 0.22

µF capacitor in series with a 150Ω resistor

between the output and ground will compensate these

amplifiers for larger capacitive loads, up to 10,000pF, at all

output currents.

Distortion

There are two main contributors to distortion in op amps:

output crossover distortion as the output transitions from

sourcing to sinking current, and distortion caused by

nonlinear common mode rejection. If the op amp is

operating inverting, there is no common mode induced

distortion. If the op amp is operating in the PNP input stage

(input is not within 0.8V of V+), the CMRR is very good,

typically 100dB. When the LT1782 switches between

input stages, there is significant nonlinearity in the CMRR.

Lower load resistance increases the output crossover

distortion but has no effect on the input stage transition

distortion. For lowest distortion, the LT1782 should be

operated single supply, with the output always sourcing

current and with the input voltage swing between ground

and (V+ – 0.8V). See the Typical Performance Character-

istics curves, “Total Harmonic Distortion + Noise vs Ouput

Voltage Amplitude.”

Gain

The open-loop gain is almost independent of load when

the output is sourcing current. This optimizes perfor-

mance in single supply applications where the load is

returned to ground. The typical performance curve of

open-loop gain for various loads shows the details.

Shutdown

The 6-lead part includes a shutdown feature that disables

the part, reducing quiescent current and making the

output high impedance. The part can be shut down by

bringing the SHDN pin 1.2V or more above V –. When shut

down, the supply current is about 5

µA and the output

leakage current is less than 1

µA (V– ≤ VOUT ≤ V+). In

normal operation, the SHDN pin can be tied to V – or left

floating. See the Typical Performance Characteristics

curves, “Supply Current vs Shutdown Pin Voltage.”

SCHE ATIC

SI PLIFIED

Q10

40k

–IN

+IN

Q11

Q12

Q13

Q14

30k

40k

Q15

Q19

Q16

Q18

Q22

V +

Q17

Q20

Q21

OUT

SHDN

V –

1782 SS

µA

Q23

Q24

Q25

Q26

LT1782CS6 Datasheet(PDF) 9 Page - Linear Technology

LT1782CS6 Datasheet(HTML) 9 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL