Electronic Components Datasheet Search
  English  ▼

X  

LTC1412 Datasheet(PDF) 6 Page - Linear Technology

Part # LTC1412
Description  12-Bit, 3Msps, Sampling A/D Converter
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC1412 Datasheet(HTML) 6 Page - Linear Technology

Back Button LTC1412 Datasheet HTML 2Page - Linear Technology LTC1412 Datasheet HTML 3Page - Linear Technology LTC1412 Datasheet HTML 4Page - Linear Technology LTC1412 Datasheet HTML 5Page - Linear Technology LTC1412 Datasheet HTML 6Page - Linear Technology LTC1412 Datasheet HTML 7Page - Linear Technology LTC1412 Datasheet HTML 8Page - Linear Technology LTC1412 Datasheet HTML 9Page - Linear Technology LTC1412 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
6
LTC1412
TYPICAL PERFOR A CE CHARACTERISTICS
RIPPLE FREQUENCY (Hz)
–80
–40
0
–100
–60
–20
10k
100k
1M
10M
1412 G08
–120
1k
VSS
VDD
DGND
Power Supply Feedthrough
vs Ripple Frequency
INPUT FREQUENCY (Hz)
20
40
50
70
80
1k
100k
1M
10M
1412 G09
0
10k
60
30
10
Input Common Mode Rejection
vs Input Frequency
PIN FUNCTIONS
AIN+ (Pin 1): Positive Analog Input. ±2.5V input range
when AIN– is grounded. ±2.5V differential if AIN– is
driven.
AIN– (Pin 2): Negative Analog Input. Can be grounded or
driven differentially with AIN+.
VREF (Pin 3): 2.5V Reference Output.
REFCOMP (Pin 4): 4.06V Reference Bypass Pin.
Bypass to AGND with 10
µF ceramic (or 10µF tantalum in
parallel with 0.1
µF ceramic).
AGND (Pin 5): Analog Ground.
D11 to D4 (Pins 6 to 13): Three-State Data Outputs.
DGND (Pin 14): Digital Ground for Internal Logic.
D3 to D0 (Pins 15 to 18): Three-State Data Outputs.
OGND (Pin 19): Digital Ground for the Output Drivers.
OVDD (Pin 20): Positive Supply for the Output Drivers. Tie
to Pin 28 when driving 5V logic. Tie to 3V when driving
3V logic.
DVDD (Pin 21): 5V Positive Supply. Tie to Pin 28. Bypass
to AGND with 0.1
µF ceramic.
DGND (Pin 22): Digital Ground for Internal Logic.
CONVST (Pin 23): Conversion Start Signal. This active low
signal starts a conversion on its falling edge.
CS (Pin 24): Chip Select. This input must be low for the
ADC to recognize the CONVST inputs.
BUSY (Pin 25): The BUSY Output Shows the Converter
Status. It is low when a conversion is in progress.
VSS (Pin 26): – 5V Negative Supply. Bypass to AGND with
10
µF ceramic (or 10µF tantalum in parallel with 0.1µF
ceramic).
DVDD (Pin 27): 5V Positive Supply. Tie to Pin 28.
AVDD (Pin 28): 5V Positive Supply. Bypass to AGND with
10
µF ceramic (or 10µF tantalum in parallel with 0.1µF
ceramic).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com