LTC1598L datasheet(13/24 Pages) LINER

13 / 24 page

LTC1594L/LTC1598L

APPLICATIONS INFORMATION

Operation with DIN and DOUT Tied Together

The LTC1594L/LTC1598L can be operated with DIN and

DOUT tied together. This eliminates one of the lines

required to communicate to the microprocessor (MPU).

Data is transmitted in both directions on a single wire.

The processor pin connected to this data line should be

configurable as either an input or an output. The

LTC1594L/LTC1598L will take control of the data line

after CS falling and before the 6th falling CLK while the

processor takes control of the data line when CS is high

(see Figure 3). Therefore the processor port line must be

switched to an input with CS being low to avoid a conflict.

Separate Chip Selects for MUX and ADC

The LTC1594L/LTC1598L provide separate chip selects,

CSMUX and CSADC, to control MUX and ADC separately.

This feature not only provides the flexibility to select a

particular channel once for multiple conversions (see

Figure 4) but also maximizes the sample rate up to

20ksps (see Figure 5).

Figure 4. Selecting a Channel Once for Multiple Conversions

CLK

CSADC

CSMUX

B10

B11

Hi-Z

DOUT

CH0 TO

CH7

DIN

tCONV

Hi-Z

tsuCS

NULL

BIT

tSMPL

tON

B10

B11

Hi-Z

tCONV

tsuCS

NULL

BIT

tSMPL

ADCIN =

MUXOUT

COM = GND

1594L/98L F04

DON’T CARE

456

CLK

DATA (DIN/DOUT)

B11

B10

•••

LTC1594L/LTC1598L CONTROLS DATA LINE AND SENDS

A/D RESULT BACK TO MPU

MPU CONTROLS DATA LINE AND SENDS

MUX ADDRESS TO LTC1594L/LTC1598L

PROCESSOR MUST RELEASE DATA

LINE AFTER CS FALLING AND

BEFORE THE 6TH FALLING CLK

LTC1594L/LTC1598L TAKES CONTROL OF DATA

LINE AFTER CS FALLING AND BEFORE THE

6TH FALLING CLK

1594L/98L F03

tsuCS

Figure 3. LTC1594L/LTC1598L Operation with DIN and DOUT Tied Together

LTC1598L Datasheet(PDF) 13 Page - Linear Technology

LTC1598L Datasheet(HTML) 13 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL