 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD78323LP Datasheet(PDF) 13 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD78323LP Datasheet(HTML) 13 Page - NEC |
|
|
13 / 86 page  13 µPD78323, 78324 1.2 PINS OTHER THAN PORTS (2/2) Dual- Function Pin Function Pin Name — I/O AN0 to AN7 AVREF AVDD AVSS RESET X1 X2 VDD VSS NC — — — — — — — — — — Input Input — — Input Input — –– — — A/D converter analog input. A/D converter reference voltage input. A/D converter analog power supply A/D converter GND System reset input Crystal connect pin for sysem clock oscillation. When an external clock is supplied, the clock is input to X1 and the inverted clock is input to X2. (X2 can also be left open.) Positive power supply GND pin Not internally connected. Connected to VSS (GND) (can also be left open). EA Input In the µPD78324, EA pin is normally connected to VDD. Connecting EA pin to VSS sets the ROM-less mode and accesses the external memory. In the µPD78323, this pin should be fixed to “0” (low level). The EA pin level cannot be changed during operation. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
