CDM7-650

SURFACE MOUNT SILICON

N-CHANNEL

MEDIUM POWER MOSFET

7.0 AMP, 650 VOLT

DPAK CASE - MECHANICAL OUTLINE

LEAD CODE:

1) Gate

2) Drain

3) Source

4) Drain

Pin 2 is common to the tab (4)

MARKING: FULL PART NUMBER

PIN CONFIGURATION

ELECTRICAL CHARACTERISTICS - Continued: (TA=25°C unless otherwise noted)

SYMBOL

TEST CONDITIONS

TYP

UNITS

Qg(tot)

VDS=520V, VGS=10V, ID=7.0A (Note 2)

16.8

nC

Qgs

VDS=520V, VGS=10V, ID=7.0A (Note 2)

5.0

nC

Qgd

VDS=520V, VGS=10V, ID=7.0A (Note 2)

6.0

nC

td

VDD=325V, ID=7.0A, RG=25Ω (Note 2)

14

ns

tr

VDD=325V, ID=7.0A, RG=25Ω (Note 2)

28

ns

ts

VDD=325V, ID=7.0A, RG=25Ω (Note 2)

38

ns

tf

VDD=325V, ID=7.0A, RG=25Ω (Note 2)

28

ns

trr

VGS=0, IS=7.0A, di/dt=100A/μs (Note 2)

493

ns

Qrr

VGS=0, IS=7.0A, di/dt=100A/μs (Note 2)

2.99

μC

Notes: (2) Pulse Width < 300μs, Duty Cycle < 2%

www.centr a lsemi.com

R2 (2-July 2014)