9DBV0841 datasheet(9/16 Pages) ICST

9 / 16 page

9DBV0841

8-OUTPUT VERY LOW POWER PCIE GEN1-2-3 BUFFER

IDT®

8-OUTPUT VERY LOW POWER PCIE GEN1-2-3 BUFFER

9DBV0841

REV C 081214

Electrical Characteristics–Output Duty Cycle, Jitter, Skew and PLL

Characterisitics

Electrical Characteristics–Phase Jitter Parameters

TA = TCOM or TIND; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

NOTES

-3dB point in High BW Mode

2.7

MHz

1,5

-3dB point in Low BW Mode

1.4

MHz

1,5

PLL Jitter Peaking

tJPEAK

Peak Pass band Gain

1.2

Duty Cycle

tDC

Measured differentially, PLL Mode

50.1

Duty Cycle Distortion

tDCD

Measured differentially, Bypass Mode @100MHz

-1

1,3

tpdBYP

Bypass Mode, VT = 50%

3000

3600

4500

tpdPLL

PLL Mode VT = 50%

200

1,4

Skew, Output to Output

tsk3

VT = 50%

1,4

PLL mode

1,2

Additive Jitter in Bypass Mode

0.1

1,2

1 Guaranteed by design and characterization, not 100% tested in production.

2 Measured from differential waveform

3 Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

4 All outputs at default slew rate

5 The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

PLL Bandwidth

Skew, Input to Output

Jitter, Cycle to cycle

tjcyc-cyc

TA = TCOM or TIND; Supply Voltage per VDD, VDDIO of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

INDUSTRY

LIMIT

UNITS Notes

tjphPCIeG1

PCIe Gen 1

ps (p-p) 1,2,3

PCIe Gen 2 Lo Band

10kHz < f < 1.5MHz

0.9

1.4

(rms)

1,2

PCIe Gen 2 High Band

1.5MHz < f < Nyquist (50MHz)

2.2

2.5

3.1

(rms)

1,2

tjphPCIeG3

PCIe Gen 3

(PLL BW of 2-4MHz, CDR = 10MHz)

0.5

0.6

(rms)

1,2,4

tjphSGMII

125MHz, 1.5MHz to 20MHz, -20dB/decade

rollover < 1.5MHz, -40db/decade rolloff > 10MHz

1.9

(rms)

1,6

tjphPCIeG1

PCIe Gen 1

0.6

N/A

ps (p-p) 1,2,3

PCIe Gen 2 Lo Band

10kHz < f < 1.5MHz

0.1

0.3

N/A

(rms)

1,2,5

PCIe Gen 2 High Band

1.5MHz < f < Nyquist (50MHz)

0.05

0.1

N/A

(rms)

1,2,5

tjphPCIeG3

PCIe Gen 3

(PLL BW of 2-4MHz, CDR = 10MHz)

0.05

0.1

N/A

(rms)

1,2,4,

tjphSGMII

125MHz, 1.5MHz to 10MHz, -20dB/decade

rollover < 1.5MHz, -40db/decade rolloff > 10MHz

0.15

0.3

N/A

(rms)

1,6

1 Applies to all outputs, with device driven by 9FG432AKLF or equivalent.

5 For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

6 Applies to all differential outputs

4 Subject to final radification by PCI SIG.

3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

Additive Phase Jitter,

Bypass Mode

tjphPCIeG2

2 See http://www.pcisig.com for complete specs

Phase Jitter, PLL Mode

tjphPCIeG2

9DBV0841 Datasheet(PDF) 9 Page - Integrated Circuit Systems

9DBV0841 Datasheet(HTML) 9 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL