Electronic Components Datasheet Search
  English  ▼

X  

MAX5352 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part # MAX5352
Description  Low-Power, 12-Bit Voltage-Output DACs with Serial Interface
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX5352 Datasheet(HTML) 5 Page - Maxim Integrated Products

  MAX5352 Datasheet HTML 1Page - Maxim Integrated Products MAX5352 Datasheet HTML 2Page - Maxim Integrated Products MAX5352 Datasheet HTML 3Page - Maxim Integrated Products MAX5352 Datasheet HTML 4Page - Maxim Integrated Products MAX5352 Datasheet HTML 5Page - Maxim Integrated Products MAX5352 Datasheet HTML 6Page - Maxim Integrated Products MAX5352 Datasheet HTML 7Page - Maxim Integrated Products MAX5352 Datasheet HTML 8Page - Maxim Integrated Products MAX5352 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
Low-Power, 12-Bit Voltage-Output DACs
with Serial Interface
_______________________________________________________________________________________
5
ELECTRICAL CHARACTERISTICS: MAX5353 (continued)
(VDD = +3.15V to +3.6V, REF = 1.25V, GND = 0V, RL = 5kΩ, CL = 100pF, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25°C. Output buffer connected in unity-gain configuration (Figure 8).)
ns
CONDITIONS
40
tCH
SCLK Pulse Width High
ns
100
tCP
SCLK Clock Period
ns
40
tCSS
CS Fall to SCLK Rise Setup Time
ns
40
tDS
DIN Setup Time
ns
0
tCSH
SCLK Rise to CS Rise Hold Time
ns
40
tCL
SCLK Pulse Width Low
UNITS
MIN
TYP
MAX
SYMBOL
PARAMETER
ns
40
tCS1
CS Rise to SCLK Rise Hold Time
ns
0
tDH
DIN Hold Time
ns
100
tCSW
CS Pulse Width High
ns
40
tCS0
SCLK Rise to CS Fall Delay
Note 4: Guaranteed from code 22 to code 4095 in unity-gain configuration.
Note 5: Accuracy is better than 1LSB for VOUT = 8mV to VDD - 150mV, guaranteed by a power-supply rejection test at the
end points.
Note 6: RL = ∞, digital inputs at GND or VDD.
TIMING CHARACTERISTICS (Figure 6)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com