Electronic Components Datasheet Search
  English  ▼

X  

MAX769 Datasheet(PDF) 3 Page - Maxim Integrated Products

Part # MAX769
Description  2 or 3-Cell, Step-Up/Down, Two-Way Pager System IC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX769 Datasheet(HTML) 3 Page - Maxim Integrated Products

  MAX769 Datasheet HTML 1Page - Maxim Integrated Products MAX769 Datasheet HTML 2Page - Maxim Integrated Products MAX769 Datasheet HTML 3Page - Maxim Integrated Products MAX769 Datasheet HTML 4Page - Maxim Integrated Products MAX769 Datasheet HTML 5Page - Maxim Integrated Products MAX769 Datasheet HTML 6Page - Maxim Integrated Products MAX769 Datasheet HTML 7Page - Maxim Integrated Products MAX769 Datasheet HTML 8Page - Maxim Integrated Products MAX769 Datasheet HTML 9Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
2 or 3-Cell, Step-Up/Down,
Two-Way Pager System IC
_______________________________________________________________________________________
3
ELECTRICAL CHARACTERISTICS (continued)
(OUT = 3.0V, BATT = 3.6V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
%
-3.5
3.5
OUT Error, Coast Mode
(Note 11)
%
Coast Mode, OUT = 1.8V to 4.9V
-3.5
3.5
OUT Error, Run Mode (Note 12)
Circuit of Figure 2, OUT = 3.0V, BATT = 3.0V
Run Mode, OUT = 1.8V to 4.9V
Circuit of Figure 2, OUT = 3.0V, BATT = 3.0V
CONDITIONS
BATT = 1.6V to 4.5V
mV
25
OUT Line Regulation
IOUT = 80mA, COUT = 47µF with ESR < 0.25Ω
mVp-p
70
OUT Voltage Ripple
LX1, LX2, BATT = 3.0V
Ω
0.9
1.8
LX On-Resistance (Note 14)
ns
50
ns
50
CS to SCL Hold Time (tCSH)
CS to SCL Setup Time (tCSS)
ns
100
SDI Setup Time (tDS)
NMOS
PMOS
1.3
2.6
TA = +25°C, FILT connected to REF
kHz
210
270
325
Frequency, Free-Run
Backup Mode, NICD = 3.3V
fSYNC = 38.4kHz
ns
100
kHz
CS Pulse Width High (tCSW)
268.8
ns
70
Frequency, Locked
CS to SDO Disable (tTR)
Ω
fSYNC = 38.4kHz, FILT Network = 1nF
 (22nF + 10kΩ)
kHz
±15
Jitter (Note 15)
5
10
fSYNC = 38.4kHz, FILT Network = 1nF
 (22nF + 10kΩ)
ms
1
25
Capture Time (Note 15)
Backup-Regulator
On-Resistance (Note 16)
ns
50
0.2V < (OUT - NICD) < 2V, 15mA_CHG = 1
SCL Pulse Width High or Low
(tCH, tCL)
mA
mA
80
115
7
25
Output Current, Run Mode
(Note 10)
mA
15
40
Current High
Output Current, Coast Mode
(Note 10)
UNITS
MIN
TYP
MAX
PARAMETER
0.2V < (OUT - NICD) < 2V, 1mA_CHG = 1
mA
0.45
1.5
Current Low
OUT = 2.8V, IOUT = 20mA, NICD = 3.3V
%
-3.5
3.5
OUT Error, Backup Regulator
50% duty cycle
MHz
5
SCL Maximum Clock Rate
OUT = 3.0V
%
76
83
Maximum LX Duty Cycle
During the inductor charge cycle
mA
300
350
400
LX Switch Current Limit
ns
70
ns
70
CS to SDO Output Valid (tDV)
SCL to SDO Output Valid (tDO)
ns
50
SDI Hold Time (tDH)
IOUT = 1mA to 80mA, Run Mode
mV
25
OUT Load Regulation
Coast or Run Mode, OUT = 1.8V to 4.9V
mV
30
100
170
OUT DAC Step Size (Note 13)
SERIAL-INTERFACE TIMING SPECIFICATIONS (Note 9)
DC-DC CONVERTER
PHASE-LOCKED LOOP (PLL)
NICD CHARGER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com