MAX780CENG datasheet(5/12 Pages) MAXIM

5 / 12 page

Dual-Slot PCMCIA Analog Power Controller

_______________________________________________________________________________________

________________________________________________________Pin Description

NAME

FUNCTION

4, 5

2, 3

Logic inputs that control the voltage on AVPP.

6, 7

4, 5

Logic inputs that control the voltage on BVPP.

8, 9

6, 7

Logic inputs that control the state of the MOSFET gate drivers ADRV3 and ADRV5.

10, 11

8, 9

Logic inputs that control the state of the MOSFET gate drivers BDRV3 and BDRV5.

12, 13

10, 11

BDRV5,

BDRV3

14, 15

12, 13

ADRV5,

ADRV3

BGPI

AGPI

SHDN

N.C.

No connect. Not internally connected.

REF

1.25V reference voltage output (MAX780A and MAX780C only). Make no connection to

this pin for MAX780B.)

BVPP

Switched output that provides 0V, 5V, or 12V to the VPP pins of slot B.

AVPP

Switched output that provides 0V, 5V, or 12V to the VPP pins of slot A.

VCCIN

+5V power input

VPPIN

+12V power input. VPPIN can have 0V or 5V applied as long as VCCIN = 5V.

GND

Ground

MAX780A/B/C

Pin-strap input that selects edge-triggered register or direct digital inputs. Tying C2 to

VCCIN makes the logic inputs edge triggered; inputs to pins 4-11 are clocked in on the

rising edge of

WR. Tying C2 to GND allows control signals to be directly applied to the

logic inputs on pins 4-11. Connect to GND for MAX780C.

Pin-strap input that selects one of two logic decode modes for the digital inputs. See Tables 1-3.

Logic-level power-ready output that stays low as long as BVPP is greater than 11.05V

(MAX780A and MAX780C only). Make no connection to this pin for MAX780B.

Logic-level power-ready output that stays low as long as AVPP is greater than 11.05V

(MAX780A and MAX780C only). Make no connection to this pin for MAX780B.

Logic input that shuts the MAX780 down to a low supply-current state when brought

low. Asserting

SHDN forces ADRV3, BDRV3, ADRV5, BDRV5, REF, AGPI, and BGPI

low. All VPP inputs and outputs are functional for either state of SHDN. Program AVPP

and BVPP to 0V for lowest power consumption.

Write pulse input. When C2 is tied to VCCIN, a rising edge on

WR clocks in the VCC

and VPP enables. When C2 is tied to GND, inputs to WR have no effect. Connect to

GND for MAX780C.

AVCC1,

AVCC0

BVCC1,

BVCC0

AVPP1,

AVPP0

BVPP1,

BVPP0

Open-drain gate driver outputs that control the MOSFETs that switch the VCC pin of slot

B to 0V, 3.0V/3.3V, or 5V.

MAX780D

Open-drain gate driver outputs that control the MOSFETs that switch the VCC pin of slot

A to 0V, 3.0V/3.3V, or 5V.

MAX780CENG Datasheet(PDF) 5 Page - Maxim Integrated Products

MAX780CENG Datasheet(HTML) 5 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Datasheet Download

Link URL