Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

DRV8701PRGET Datasheet(PDF) 15 Page - Texas Instruments

Click here to check the latest version.
Part # DRV8701PRGET
Description  DRV8701 Brushed DC Motor Full-Bridge Gate Driver
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DRV8701PRGET Datasheet(HTML) 15 Page - Texas Instruments

Back Button DRV8701PRGET Datasheet HTML 11Page - Texas Instruments DRV8701PRGET Datasheet HTML 12Page - Texas Instruments DRV8701PRGET Datasheet HTML 13Page - Texas Instruments DRV8701PRGET Datasheet HTML 14Page - Texas Instruments DRV8701PRGET Datasheet HTML 15Page - Texas Instruments DRV8701PRGET Datasheet HTML 16Page - Texas Instruments DRV8701PRGET Datasheet HTML 17Page - Texas Instruments DRV8701PRGET Datasheet HTML 18Page - Texas Instruments DRV8701PRGET Datasheet HTML 19Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 42 page
background image
GH2
GL2
SH2
Gate
Drive
BDC
SP
RSENSE
Logic
PH/IN1
EN/IN2
nSLEEP
SNSOUT
+
-
SO
VREF
AV
SN
VM
Control
Inputs
nFAULT
Outputs
GH1
GL1
SH1
Gate
Drive
330
DRV8701
www.ti.com
SLVSCX5B – MARCH 2015 – REVISED JULY 2015
7.3.2 Half-Bridge Operation
The DRV8701 can be used to drive only a single half-bridge instead of a full H-bridge. To operate in this mode,
leave GH1 and GL1 disconnected. Also, connect a 1/10 W, 330-
Ω 5% resistor from SH1 to GND.
Figure 20. Half-H Bridge Operation Mode
For the DRV8701E, this mode is controlled by tying the PH pin low. Table 3 gives the control scheme. EN = 1
enables the high-side FET, and EN = 0 enables the low-side FET. EN = 1 and PH = 1 is an invalid state.
Table 3. DRV8701E (PH/EN) Control Interface for Half-H Bridge Mode
nSLEEP
EN
PH
SH2
AVDD/DVDD
Description
0
X
X
High-Z
Disabled
Sleep mode; disabled High-Z
1
0
X
L
Enabled
Brake, low-side slow decay
1
1
0
H
Enabled
Drive (Current SH2
→ GND)
1
1
1
Invalid state
For the DRV8701P, Table 4 gives the control scheme. IN1 = 1 and IN2 = 0 is an invalid state.
Table 4. DRV8701P (PWM) Control Interface for Half-H Bridge Mode
nSLEEP
IN1
IN2
SH2
AVDD/DVDD
Description
0
X
X
High-Z
Disabled
Sleep mode; disabled High-Z
1
0
0
High-Z
Enabled
Coast; disabled High-Z
1
0
1
H
Enabled
Drive (current SH2
→ GND)
1
1
0
Invalid state
1
1
1
L
Enabled
Brake; low-side slow decay
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
15
Product Folder Links: DRV8701



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com