© 1996 Microchip Technology Inc.

DS21124C-page 1

FEATURES

• Voltage operating range: 1.8V to 6.0V

- Peak write current 3 mA at 6.0V

- Maximum read current 150

µA at 6.0V

- Standby current 1

µA typical

™

compatible

- Including 100 kHz (1.8V) and 400 kHz (5V)

modes

• Self-timed ERASE and WRITE cycles

• Power on/off data protection circuitry

• Endurance:

- 10,000,000 Erase/Write (E/W) cycles guaran-

teed for High Endurance Block

- 1,000,000 E/W cycles guaranteed for Stan-

dard Endurance Block

• 8 byte page, or byte modes available

• 1 page x 8 line input cache (64 bytes) for fast write

loads

• Schmitt trigger, filtered inputs for noise suppression

• Output slope control to eliminate ground bounce

• 2 ms typical write cycle time, byte or page

• Factory programming (QTP) available

• Up to 8 devices may be connected to the same

bus for up to 256K bits total memory

• Electrostatic discharge protection > 4000V

• Data retention > 200 years

• 8-pin PDIP/SOIC packages

• Temperature ranges

DESCRIPTION

The Microchip Technology Inc. 24AA32 is a 4K x 8 (32K

bit) Serial Electrically Erasable PROM capable of oper-

ation across a broad voltage range (1.8V to 6.0V). This

device has been developed for advanced, low power

applications such as personal communications or data

acquisition. The 24AA32 features an input cache for

fast write loads with a capacity of eight 8-byte pages, or

64 bytes. It also features a fixed 4K-bit block of ultra-

high endurance memory for data that changes fre-

quently. The 24AA32 is capable of both random and

sequential reads up to the 32K boundary. Functional

address lines allow up to 8 - 24AA32 devices on the

same bus, for up to 256K bits address space. Advanced

CMOS technology and broad voltage range make this

device ideal for low-power/low voltage, nonvolatile code

- Commercial (C):

0

°C to +70°C

PACKAGE TYPES

BLOCK DIAGRAM

and data applications. The 24AA32 is available in the

standard 8-pin plastic DIP and 8-pin surface mount

SOIC package.

A0

A1

A2

1

2

3

4

8

7

6

5

NC

SCL

SDA

A0

A1

A2

1

2

3

4

8

7

6

5

NC

SCL

SDA

PDIP

SOIC

HV GENERATOR

EEPROM ARRAY

PAGE LATCHES

YDEC

XDEC

SENSE AMP

R/W CONTROL

MEMORY

CONTROL

LOGIC

I/O

CONTROL

LOGIC

I/O

SCL

A0..A2

SDA

Cache

24AA32

This document was created with FrameMaker404