| Electronic Components Datasheet Search |
|
MT8986AC Datasheet(PDF) 21 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
MT8986AC Datasheet(HTML) 21 Page - Mitel Networks Corporation |
|
21 / 38 page ![]() MT8986 2-83 throughput delay is guaranteed. For such applications, the MT8986 device allows cost effective implementations of Non-Blocking matrices ranging up to 1024 channels. Figures 12 and 13 show the block diagram of implementations with Non-Blocking capacities of 512 and 1024-channel, respectively. Interfacing MT8986 with 8051 The Intel 8051 is a very cost effective solution for many applications that do not require a large CPU interaction and processing overhead. However, in applications where 8051 is connected to peripherals operating on a synchronous 8 kHz time-base like the MT8986, some connectivity issues have to be addressed. The MT8986 may hold the CPU read/ write cycle due to internal contention between the MT8986 microport and the internal serial to parallel and parallel to serial converters. Since the 8051 family of CPUs do not provide Data Ready type of inputs, some external logic and software intervention have to be provided between the MT8986 and the 8051 microcontrollers to allow read/ write operation. The external logic described in Figure 14 is a block diagram of a logical connection between MT8986 and 8051. Its main function is to store the 8051 data during a write and the MT8986 data during a read. For a write, MT8986 address is latched by the internal address latch on the falling edge of the ALE input. Whenever a read or write operation is done to the MT8986 device, the address decoded signal (MTA) is used to latch or "freeze" the state of RD, WR, and the ALE signals, until the data acknow- ledge output signal is provided by the MT8986 device, releasing the latches for a new read/write cycle. Latch U5 is used to hold the 8051 data for a write until the CPU is ready to accept it (when DTA Figure 12 - 512-Channel Non-Blocking Switch Matrix with Serial Streams at 2.048 or 4.096 Mb/s Figure 13 - 1024-Channel Non-Blocking Switch Matrix with Serial Streams at 2.048 Mb/s IN OUT 16 Streams @2.048 Mb/s 8 Streams @2.048 Mb/s 8 Streams @2.048 Mb/s 16 8 8 MT8986 MT8986 512 x 256 512 x 256 IN OUT 8 Streams @4.096 Mb/s 4 Streams @4.096 Mb/s 4 Streams @4.096 Mb/s 8 4 4 MT8986 MT8986 512 x 256 512 x 256 IN IN 16 Streams @2.048 Mb/s 16 Streams @2.048 Mb/s MT8986 512 x 256 MT8986 512 x 256 MT8986 512 x 256 MT8986 512 x 256 MT8986 512 x 256 MT8986 512 x 256 MT8986 512 x 256 MT8986 512 x 256 8 Streams @2.048 Mb/s 8 Streams @2.048 Mb/s 8 Streams @2.048 Mb/s 8 Streams @2.048 Mb/s OUT OUT 16 16 8 8 8 8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |