| Electronic Components Datasheet Search |
|
MT90500AL Datasheet(PDF) 22 Page - Mitel Networks Corporation |
|
|
|||||||||||||||||||||||||||||
MT90500AL Datasheet(HTML) 22 Page - Mitel Networks Corporation |
|
22 / 159 page ![]() MT90500 22 Table 5 - Master Clock, Test, and Power Pins Pin # Pin Name I/O Type Description 87 MCLK I TTL PU Master Clock. This signal drives the internal logic (including the RX_SAR and the TX_SAR) and the external memory (through MEMCLK). 60 MHz for most applications. MCLK should be more than 5 times CLKx1, and should be more than 3 times FNXI. 78 RESET I 5V TTL Schmitt PU Chip reset signal (active LOW). Note that the MT90500 is synchronously reset, and that MCLK should be applied during reset. To asynchronously tristate outputs, assert the TRISTATE pin. The TRST pin (JTAG reset) should also be asserted LOW during chip reset. Reset should last at least 2 µs when MCLK is 60 MHz. Also see SRES bit in register 0000h. 97 TMS I 3.3V CMOS PU JTAG Test Mode Select signal. 93 TCK I 3.3V CMOS PU JTAG Test Clock. 95 TDI I 3.3V CMOS PU JTAG Test Data In. 96 TDO O 3.3V, 4mA SR JTAG Test Data Out. Note: TDO is tristated by TRISTATE pin. 94 TRST I 3.3V CMOS PD JTAG Test Reset input (active LOW). Should be asserted LOW on power-up and during reset. Must be HIGH for JTAG boundary-scan operation. Note: This pin has an internal pull-down. 1, 7, 16, 29, 43, 61, 86, 91, 110, 119, 129, 139, 151, 163, 172, 182, 197, 213, 229 IO_VSS GND Ground for I/O logic. 100, 141, 161 CORE_VSS GND Ground for core logic. 20, 40, 80, 201, 221 RING_VSS GND Ground for core logic. 92, 111, 120, 132, 145, 157, 169, 181 IO_VDD_3V PWR Power for I/O logic (3.3 V). 2, 13, 24, 42, 60, 88, 183, 207, 225, 240 IO_VDD_5V PWR Power for I/O logic (5 V). 101, 140, 160 CORE_VDD_3V PWR Power for core logic (3.3 V). 21, 41, 81, 200, 220 RING_VDD_3V PWR Power for core logic (3.3 V). 89 IC I IC TEST, must be grounded. 90 TRISTATE I 3.3V CMOS PU 3.3V ONLY Output Tristate Control. Asynchronously tristates all output pins when LOW. Can be asserted LOW on power-up and during reset. Pull up to 3.3V for normal operation. NOT 5V TOLERANT. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |