MT91L61AS datasheet(5/32 Pages) MITEL

5 / 32 page

Advance Information

MT91L60/61

National

Semiconductor

Microwire

speciﬁcations

provides access to all MT91L60/61 internal read and

write registers. This microport consists of a transmit/

receive data pin (DATA1), a receive data pin

(DATA2), a chip select pin (CS) and a synchronous

data clock pin (SCLK). For D-channel contention

control, in ST-BUS mode, this interface provides an

open-drain interrupt output (IRQ).

The microport dynamically senses the state of the

serial clock (SCLK) each time chip select becomes

active. The device then automatically adjusts its

internal timing and pin conﬁguration to conform to

Intel or Motorola/National requirements. If SCLK is

high during chip select activation then Intel mode 0

timing is assumed. The DATA1 pin is deﬁned as a

bi-directional

(transmit/receive)

serial

port

and

DATA2 is internally disconnected. If SCLK is low

during chip select activation then Motorola/National

timing

assumed.

Motorola

processor

mode

CPOL=0, CPHA=0 must be used. DATA1 is deﬁned

as the data transmit pin while DATA2 becomes the

data receive pin. Although the dual port Motorola

controller conﬁguration usually supports full-duplex

communication, only half-duplex communication is

possible in the MT91L60/61. The micro must discard

non-valid data which it clocks in during a valid write

transfer to the MT91L60/61. During a valid read

transfer from the MT91L60/61 data simultaneously

clocked out by the micro is ignored by the MT91L60/

61.

All data transfers through the microport are two-byte

transfers requiring the transmission of a Command/

Address byte followed by the data byte written or

read from the addressed register. CS must remain

asserted for the duration of this two-byte transfer. As

shown in Figures 5 and 6 the falling edge of CS

indicates to the MT91L60/61 that a microport

transfer is about to begin. The ﬁrst 8 clock cycles of

SCLK after the falling edge of CS are always used to

receive

the

Command/Address

byte

from

the

microcontroller.

The

Command/Address

byte

contains information detailing whether the second

byte transfer will be a read or a write operation and

at what address. The next 8 clock cycles are used to

transfer the data byte between the MT91L60/61 and

the microcontroller. At the end of the two-byte

transfer CS is brought high again to terminate the

session. The rising edge of CS will tri-state the

output driver of DATA1 which will remain tri-stated as

long as CS is high.

Intel processors utilize least signiﬁcant bit ﬁrst

transmission

while

Motorola/National

processors

employ most signiﬁcant bit ﬁrst transmission. The

MT91L60/61

microport

automatically

accommodates these two schemes for normal data

bytes. However, to ensure decoding of the R/W and

Figure 3 - Audio Gain Partitioning

Serial

Port

Filter/Codec and Transducer Interface

Handset

Receiver

(150

Ω)

PCM

Receive

Filter Gain

0 to -7 dB

(1 dB steps)

Side-tone

-9.96 to

+9. 96 dB

-11 dB

(3.32 dB steps)

-6 dB

Receiver

Driver

-6.0 dB or

0 dB

HSPKR +

HSPKR -

Ω

Internal To Device

External To Device

Default Bypass

M+

Transmit

Gain

6.37 dB

Transmit Gain

-0.37 dB or 8.93 dB

Gain

0 to +7 dB

PCM

Transmitter

Microphone

Din

Dout

Transmit Filter

Gain

0 to +7 dB

(1 dB steps)

Ω

Decoder

Encoder

MT91L61AS Datasheet(PDF) 5 Page - Mitel Networks Corporation

MT91L61AS Datasheet(HTML) 5 Page - Mitel Networks Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datasheet Download

Link URL