Electronic Components Datasheet Search
  English  ▼

X  

SM5902AF Datasheet(PDF) 6 Page - Nippon Precision Circuits Inc

Part # SM5902AF
Description  compression and non compression type shock-proof memory controller
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NPC [Nippon Precision Circuits Inc]
Direct Link  http://www.npc.co.jp/en
Logo NPC - Nippon Precision Circuits Inc

SM5902AF Datasheet(HTML) 6 Page - Nippon Precision Circuits Inc

Back Button SM5902AF Datasheet HTML 2Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 3Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 4Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 5Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 6Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 7Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 8Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 9Page - Nippon Precision Circuits Inc SM5902AF Datasheet HTML 10Page - Nippon Precision Circuits Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 40 page
background image
NIPPON PRECISION CIRCUITS-6
SM5902AF
Parameter
Symbol
Condition
Rating
Unit
System clock
Min
Typ
Max
Clock pulsewidth (HIGH level)
tCWH
26
29.5
125
ns
Clock pulsewidth (LOW level)
tCWL
26
29.5
125
ns
Clock pulse cycle
tCY
384fs
56
59
250
ns
CWH
t
CWL
t
CY
t
0.5VDD
CLK
Parameter
Symbol
Rating
Unit
Condition
Min
Typ
Max
YSCK pulsewidth (HIGH level)
tBCWH
75
ns
YSCK pulsewidth (LOW level)
tBCWL
75
ns
YSCK pulse cycle
tBCY
150
ns
YSRDATA setup time
tDS
50
ns
YSRDATA hold time
tDH
50
ns
Last YSCK rising edge to YLRCK edge
tBL
50
ns
YLRCK edge to first YSCK rising edge
tLB
50
ns
0
3fs
Memory system ON
YLRCK pulse frequency
(MSON=H)
See note below.
fs
fs
Memory system OFF
(MSON=L)
Note. When the memory system is OFF (through mode), the input data rate is synchronized to the system clock input (384fs), so input
data needs to be at 1/384 of this frequency. But, this IC can tolerate a certain amount of jitter. For details, refer to Through-mode
operation.
YSCK
YSRDATA
YLRCK
BCY
t
DS
t
DH
t
BCWH
t
BCWL
t
LB
t
BL
t
0.5VDD
0.5VDD
0.5VDD
Serial input (YSRDATA, YLRCK, YSCK pins)
AC characteristics
Standard voltage: VDD1 = VDD2 = 4.5 to 5.5 V, VSS = 0 V, Ta = -40 to 85 ˚C
Low-voltage: VDD1 = VDD2 = 2.4 to 4.5 V, VSS = 0 V, Ta = -20 to 70 ˚C
(*) Typical values are for fs = 44.1 kHz
System clock (CLK pin)
System clock input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com