54AC646SD datasheet(3/10 Pages) NSC

3 / 10 page

Function Table

Inputs

Data I/O (Note 1)

Function

G DIR

CPAB

CPBA

SAB SBA

0–A7

0–B7

H or L

Isolation

Input

Clock A

n Data into A Register

Clock B

n Data into B Register

n to Bn — Real Time (Transparent Mode)

Input

Output

Clock A

n Data into A Register

H or L

A Register to B

n (Stored Mode)

Clock A

n Data into A Register and Output to Bn

n to An — Real Time (Transparent Mode)

Output

Input

Clock B

n Data into B Register

H or L

B Register to A

n (Stored Mode)

Clock B

n Data into B Register and Output to An

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

N = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the

bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.

54AC646SD Datasheet(PDF) 3 Page - National Semiconductor (TI)

54AC646SD Datasheet(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10

Datasheet Download

Link URL