C515 datasheet(39/55 Pages) INFINEON

39 / 55 page

Semiconductor Group

1997-08-01

C515

Power Saving Modes

The C515 provides two basic power saving modes, the idle mode and the power down mode.

Additionally, a slow down mode is available. This power saving mode reduces the internal clock

rate in normal operating mode and it can be also used for further power reduction in idle mode.

– Idle mode

The CPU is gated off from the oscillator. All peripherals are still provided with the clock and

are able to work. Idle mode is entered by software and can be left by an interrupt or reset.

– Power down mode

The operation of the C515 is completely stopped and the oscillator is turned off. This mode is

used to save the contents of the internal RAM with a very low standby current. Power down

mode is entered by software and can be left by reset or by a short low pulse at pin P3.2/INT0.

– Slow-down mode

The controller keeps up the full operating functionality, but its normal clock frequency is

internally divided by 8. This slows down all parts of the controller, the CPU and all peripherals,

to 1/8 th of their normal operating frequency. Slowing down the frequency significantly

reduces power consumption.

Table 8 gives a general overview of the entry and exit procedures of the power saving modes.

In the power down mode of operation,

CC can be reduced to minimize power consumption. It must

be ensured, however, that

CC is not reduced before the power down mode is invoked, and that VCC

is restored to its normal operating level, before the power down mode is terminated.

Table 8

Power Saving Modes Overview

Mode

Entering

2-Instruction

Example

Leaving by

Remarks

Idle mode

ORL PCON, #01H

ORL PCON, #20H

Occurrence of an

interrupt from a

peripheral unit

CPU clock is stopped;

CPU maintains their data;

peripheral units are active (if

enabled) and provided with

clock

Hardware Reset

Power Down Mode

ORL PCON, #02H

ORL PCON, #40H

Hardware Reset

Oscillator is stopped;

contents of on-chip RAM and

SFR’s are maintained;

Slow Down Mode

In normal mode :

ORL PCON,#10H

ANL PCON,#0EFH

Hardware Reset

Internal clock rate is reduced

to 1/8 of its nominal frequency

With idle mode :

ORL PCON,#01H

ORL PCON, #30H

Occurrence of an

interrupt from a

peripheral unit

CPU clock is stopped;

CPU maintains their data;

peripheral units are active (if

enabled) and provided with 1/8

of its nominal frequency

Hardware reset

C515 Datasheet(PDF) 39 Page - Infineon Technologies AG

C515 Datasheet(HTML) 39 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL