 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
VS6663CD Datasheet(PDF) 13 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6663CD Datasheet(HTML) 13 Page - STMicroelectronics |
|
|
13 / 64 page  Doc ID027033 Rev 2 13/64 VS6663CD Functional description 47 3 Functional description 3.1 External clock 3.1.1 Clock input type The external clock provided by the host to the VS6663CD must be a DC coupled square wave and may also be RC-filtered. Figure 5. Clock input types 3.1.2 PLL and clock input The VS6663CD has an embedded PLL block. This block generates all necessary internal clocks from an input range defined in Table 5. The value of the external clock frequency must be written to register 0x0136 (extclk_frequency_mhz). Pad Pad Extclk extclk Camera module Host processor Pad Pad Extclk extclk Camera module Host processor 1st option DC-coupled 2nd option DC-coupled and filtered pwrdn pwrdn pwrdn pwrdn Table 5. System input clock frequency range Minimum (MHz) Maximum (MHz) 6 27 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
