PC87413 datasheet(180/257 Pages) NSC

180 / 257 page

9.0 System Wake-Up Control (SWC) (Continued)

www.national.com

180

Revision1.2

9.3.3

Wake-Up State Enable Register (WK_ST_EN)

This register configures the wake-up event selected by the Wake-Up Event Select register. Two different classes (A and B)

are defined for this register (see Table 48 on page 179). Both classes are reset by hardware to 00h.

The sleep states for which the outputs are enabled when the event is active are PC8741x device current states (see Section

9.2.3 on page 167).

Power Well:VPP

Location: All Banks, Offset 01h

Type:

R/W

Class:

Bit

76543210

Name

Reserved

PWBT_EN

_S3I

PWBT_EN

_S45

ONCTL_EN

_S3I

ONCTL_EN

_S45

Reset

00000000

Bit

76543210

Name

Reserved

ONCTL_EN

_S3I

ONCTL_EN

_S45

Reset

00000000

Bit

Description

7-4

Reserved.

Class A

PWBT_EN_S3I (PWBTOUT Pulse Enable in S3I). Enables generating a PWBTOUT pulse when the selected

event becomes active and the device is in S3I sleep state. The selected event affects the output regardless of

the setting of the related enable bit in the GPE1_EN_n register. However, for a PWBTOUT pulse to be

generated, the PWBTOUT_MODE bit in the ACPI_CFG register (see Section 9.3.32 on page 201) must be ‘0’.

0: Disable pulse (default)

1: Enable pulse in S3I state

Class A

PWBT_EN_S45 (PWBTOUT Pulse Enable in S45). Enables generating a PWBTOUT pulse when the selected

event becomes active and the device is in S45 sleep state. The selected event affects the output regardless of

the setting of the related enable bit in the GPE1_EN_n register. However, for a PWBTOUT pulse to be

generated, the PWBTOUT_MODE bit in the ACPI_CFG register (see Section 9.3.32 on page 201) must be ‘0’.

0: Disable pulse (default)

1: Enable pulse in S45 state

3-2

Class B

Reserved.

ONCTL_EN_S3I (ONCTL Active Enable in S3I). Enables activation (turning the VDD power On) Of the ONCTL

output when the selected event becomes active and the device is in the S3I sleep state. The selected event

affects the output regardless of the setting of the related enable bit in the GPE1_EN_n register. This bit is

relevant only if the PC8741x device is the ACPI controller of the system (EXT_ST_SELECT = 0 in the

SLP_ST_CFG register).

0: Disable activation (default)

1: Enable activation in S3I state

ONCTL_EN_S45 (ONCTL Active Enable in S45). Enables activation (turning the VDD power On) of the ONCTL

output when the selected event becomes active and the device is in the S45 sleep state. The selected event

affects the output regardless of the setting of the related enable bit in the GPE1_EN_n register. This bit is

relevant only if the PC8741x device is the ACPI controller of the system (EXT_ST_SELECT = 0 in the

SLP_ST_CFG register).

0: Disable activation (default)

1: Enable activation in S45 state

PC87413 Datasheet(PDF) 180 Page - National Semiconductor (TI)

PC87413 Datasheet(HTML) 180 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL