Electronic Components Datasheet Search
  English  ▼

X  

ADC14DS080 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # ADC14DS080
Description  80 MSPS A/D Converter with Serial LVDS Outputs
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC14DS080 Datasheet(HTML) 3 Page - Texas Instruments

  ADC14DS080 Datasheet HTML 1Page - Texas Instruments ADC14DS080 Datasheet HTML 2Page - Texas Instruments ADC14DS080 Datasheet HTML 3Page - Texas Instruments ADC14DS080 Datasheet HTML 4Page - Texas Instruments ADC14DS080 Datasheet HTML 5Page - Texas Instruments ADC14DS080 Datasheet HTML 6Page - Texas Instruments ADC14DS080 Datasheet HTML 7Page - Texas Instruments ADC14DS080 Datasheet HTML 8Page - Texas Instruments ADC14DS080 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 36 page
background image
AGND
VA
AGND
VA
VA
VA
VA
VA
AGND
AGND
VA
AGND
ADC14DS080
www.ti.com
SNAS428B – SEPTEMBER 2007 – REVISED APRIL 2013
Pin Descriptions and Equivalent Circuits
Pin No.
Symbol
Equivalent Circuit
Description
ANALOG I/O
3
VINA+
13
VINB+
Differential analog input pins. The differential full-scale input signal
level is 2VP-P with each input pin signal centered on a common mode
2
VINA-
voltage, VCM.
14
VINB-
5
VRPA
11
VRPB
7
VCMOA
9
VCMOB
These pins should each be bypassed to AGND with a low ESL
(equivalent series inductance) 1 µF capacitor placed very close to
the pin to minimize stray inductance. An 0201 size 0.1 µF capacitor
should be placed between VRP and VRN as close to the pins as
possible, and a 1 µF capacitor should be placed in parallel.
VRP and VRN should not be loaded. VCMO may be loaded to 1mA for
6
VRNA
use as a temperature stable 1.5V reference.
10
VRNB
It is recommended to use VCMO to provide the common mode
voltage, VCM, for the differential analog inputs.
Reference Voltage. This device provides an internally developed
1.2V reference. When using the internal reference, VREF should be
decoupled to AGND with a 0.1 µF and a 1µF, low equivalent series
59
VREF
inductance (ESL) capacitor.
This pin may be driven with an external 1.2V reference voltage.
This pin should not be used to source or sink current.
LVDS Driver Bias Resistor is applied from this pin to Analog Ground.
29
LVDS_Bias
The nominal value is 3.6K
Ω
DIGITAL I/O
The clock input pin.
18
CLK
The analog inputs are sampled on the rising edge of the clock input.
Reset_DLL input. This pin is normally low. If the input clock
frequency is changed abruptly, the internal timing circuits may
28
Reset_DLL
become unlocked. Cycle this pin high for 1 microsecond to re-lock
the DLL. The DLL will lock in several microseconds after Reset_DLL
is asserted.
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: ADC14DS080



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com