AM5718 datasheet(11/388 Pages) TI1

11 / 388 page

AM5718, AM5716

www.ti.com

SPRS957A – MARCH 2016 – REVISED JUNE 2016

Submit Documentation Feedback

Terminal Configuration and Functions

NOTE

VOUT1, VOUT2 and VOUT3 are only supported at 1.8V and not at 3.3V. This must be

considered in the pin mux programming and VDDSHVx supply connections.

12. HYS: Indicates if the input buffer is with hysteresis:

–

Yes: With hysteresis

–

No: Without hysteresis

An empty box means "Yes".

NOTE

For more information, see the hysteresis values in Section 5.6, Electrical Characteristics.

13. BUFFER TYPE: Drive strength of the associated output buffer.

NOTE

For programmable buffer strength:

–

The default value is given in Table 4-2.

–

A note describes all possible values according to the selected muxmode.

14. PULLUP / PULLDOWN TYPE: Denotes the presence of an internal pullup or pulldown resistor.

Pullup and pulldown resistors can be enabled or disabled via software.

15. DSIS: The deselected input state (DSIS) indicates the state driven on the peripheral input (logic "0" or

logic "1") when the peripheral pin function is not selected by any of the PINCNTLx registers.

–

0: Logic 0 driven on the peripheral's input signal port.

–

1: Logic 1 driven on the peripheral's input signal port.

–

blank: Not Applicable.

NOTE

Configuring two pins to the same input signal is not supported as it can yield unexpected

results. This can be easily prevented with the proper software configuration (Hi-Z mode is not

an input signal).

NOTE

When a pad is set into a multiplexing mode which is not defined by pin multiplexing, that

pad’s behavior is undefined. This should be avoided.

NOTE

Some of the EMIF1 signals have an additional state change at the release of porz. The state

that the signals change to at the release of porz is as follows:

drive 0 (OFF) for: ddr1_csn0, ddr1_ck, ddr1_nck, ddr1_nck, ddr1_casn, ddr1_rasn,

ddr1_wen, ddr1_ba[2:0], ddr1_a[15:0].

OFF for: ddr1_ecc_d[7:0], ddr1_dqm[3:0], ddr1_dqm_ecc, ddr1_dqs[3:0], ddr1_dqsn[3:0],

ddr1_dqs_ecc, ddr1_dqsn_ecc, ddr1_d[31:0].

NOTE

Dual rank support is not available on this device, but signal names are retained for

consistency with the AM57xx family of devices.

AM5718 Datasheet(PDF) 11 Page - Texas Instruments

AM5718 Datasheet(HTML) 11 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL