COP8CCR9IMT7SLASHNOPB datasheet(85/111 Pages) TI1

85 / 111 page

COP8CBR9, COP8CCR9, COP8CDR9

www.ti.com

SNOS535I – OCTOBER 2000 – REVISED MARCH 2013

5.17.1 MICROWIRE/PLUS OPERATION

Setting the BUSY bit in the PSW register causes the MICROWIRE/PLUS to start shifting the data. It gets

reset when eight data bits have been shifted. The user may reset the BUSY bit by software to allow less

than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The device

may enter the MICROWIRE/PLUS mode either as a Master or as a Slave. Figure 5-26 shows how two

microcontroller devices and several peripherals may be interconnected using the MICROWIRE/PLUS

arrangements.

WARNING

The SIO register should only be loaded when the SK clock is in the idle phase.

Loading the SIO register while the SK clock is in the active phase, will result in

undefined data in the SIO register.

Setting the BUSY flag when the input SK clock is in the active phase while in the

MICROWIRE/PLUS is in the slave mode may cause the current SK clock for the

SIO shift register to be narrow. For safety, the BUSY flag should only be set when

the input SK clock is in the idle phase.

5.17.1.1 MICROWIRE/PLUS Master Mode Operation

In the MICROWIRE/PLUS Master mode of operation the shift clock (SK) is generated internally. The

MICROWIRE/PLUS Master always initiates all data exchanges. The MSEL bit in the CNTRL register must

be set to enable the SO and SK functions onto the G Port. The SO and SK pins must also be selected as

outputs by setting appropriate bits in the Port G configuration register. In the slave mode, the shift clock

stops after 8 clock pulses. Table 5-30 summarizes the bit settings required for Master mode of operation.

5.17.1.2 MICROWIRE/PLUS Slave Mode Operation

In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source.

Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. The SK pin

must be selected as an input and the SO pin is selected as an output pin by setting and resetting the

appropriate bits in the Port G configuration register. Table 5-30 summarizes the settings required to enter

the Slave mode of operation.

Table 5-30. MICROWIRE/PLUS Mode Settings

G4 (SO)

G5 (SK)

Operation

Config. Bit

Fun.

Int.

MICROWIRE/PLUS

Master

TRI-

Int.

MICROWIRE/PLUS

STATE

Master

Ext.

MICROWIRE/PLUS

Slave

TRI-

Ext.

MICROWIRE/PLUS

STATE

Slave

Functional Description

Submit Documentation Feedback

Product Folder Links: COP8CBR9 COP8CCR9 COP8CDR9

COP8CCR9IMT7/NOPB Datasheet(PDF) 85 Page - Texas Instruments

COP8CCR9IMT7/NOPB Datasheet(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL