Electronic Components Datasheet Search
  English  ▼

X  

PC87392 Datasheet(PDF) 77 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87392
Description  100-Pin LPC SuperI/O Devices for Portable Applications
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87392 Datasheet(HTML) 77 Page - National Semiconductor (TI)

Back Button PC87392 Datasheet HTML 73Page - National Semiconductor (TI) PC87392 Datasheet HTML 74Page - National Semiconductor (TI) PC87392 Datasheet HTML 75Page - National Semiconductor (TI) PC87392 Datasheet HTML 76Page - National Semiconductor (TI) PC87392 Datasheet HTML 77Page - National Semiconductor (TI) PC87392 Datasheet HTML 78Page - National Semiconductor (TI) PC87392 Datasheet HTML 79Page - National Semiconductor (TI) PC87392 Datasheet HTML 80Page - National Semiconductor (TI) PC87392 Datasheet HTML 81Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 148 page
background image
3.0 General-Purpose Input/Output (GPIO) Port (Continued)
77
www.national.com
3.4.2
GPIO Pin Event Routing (GPEVR) Register
This is a group of eight identical configuration registers, each of which is associated with one GPIO pin. The entire set is
mapped to the PnP configuration space. The mapping scheme is based on the GPSEL register that functions as an index
register, and the specific GPER register that reflects the routing configuration of the currently selected pin. For details on the
GPSEL register, refer to the
Device Architecture and Configuration chapter.
This set of registers is applicable only for the enhanced GPIO port with event detection support. In the basic port this register
set is reserved, returns 0 on read and has no effect on port functionality.
Location:
Device specific
Type:
R/W
3.4.3
GPIO Port Runtime Register Map
Bit
76543210
Name
Reserved
GPIO Event
to SMI
Enable
GPIO Event
to IRQ
Enable
Reset
00000001
Bit
Description
7-2
Reserved
1
GPIO Event to SMI Enable. This bit is used to enable/disable the routing of the corresponding detected GPIO
event to SMI.
0: Disabled (default)
1: Enabled
0
GPIO Event to IRQ Enable. This bit is used to enable/disable the routing of the corresponding detected GPIO
event to IRQ.
0: Disabled
1: Enabled (default)
Offset
Mnemonic
Register Name
Type
Section
Device specific 1
1. The location of this register is defined in the
Device Architecture and Configuration chap-
ter in Section 2.15.1.
GPDO
GPIO Data Out
R/W
3.4.4
Device specific 1
GPDI
GPIO Data In
RO
3.4.5
Device specific 1
GPEVEN
GPIO Event Enable
R/W
3.4.6
Device specific 1
GPEVST
GPIO Event Status
R/W1C
3.4.7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com